- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380765 > STLC5412P (意法半導(dǎo)體) 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE PDF資料下載
參數(shù)資料
| 型號： | STLC5412P |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
| 中文描述： | 2B1Q U接口裝置加強(qiáng)與無繩模式 |
| 文件頁數(shù)： | 48/74頁 |
| 文件大?。?/td> | 655K |
| 代理商： | STLC5412P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
DR5-SR0
Receive D channel Time Slot Assign-
ment
DR5-DR0 and SR1-SR0 bits define the binary
number of the receive D channel time-slot. DR5-
DR0 bits define the binary number of the 8 bits
wide timeslot. Time slot are numbered from 0 to
63. Within this selected time slot., SR1,SR0 bits
define the binary number of the 2 bits wide time-
slot. Sub time-slots are numbered0 to 3. The reg-
ister content is taken into account at each frame
beginning.
Status Register (STATUS)
(Read only)
After reset:85H
PWDN
X
X
X
RXFFU RXFFO TXFFU TXFFO
PWDN
Powerdown
PWDN = 1: UID is in power down state
PWDN = 0: UID is in power up state
RXFFU
RX FIFO underflow
RXFFU = 1:The bits rate on Br pin is higher than
the bits rate side line.
RXFFU = 0:The bits rate on Br is in accordance
with the bits rate side line
RXFFO:
RX FIFOoverflow
RXFFO = 1:The bits rate on Br pin is lower than
the bits rate side line.
RXFFO = 0:The bits rate
accordance with the bits rate side
line.
TXFFU
TXFIFO underflow
on Br
pin is in
TXFFU = 1: The bits rate on Bx pin is lower than
the bits rate side line.
TXFFU = 0: The bits rate on Bx pin is in
accordance with the bits rate side
line.
TXFFO
TX FIFOoverflow
TXFFO = 1: The bits rate on Bx pin is higher than
the bits rate side line.
TXFFO = 0: The bits rate on Bx pin is in
accordance with the bits rate side
line.
When one of these four bits is set to 1, Tx FIFO
and/or Rx FIFOis re-adjustedand data is lost. An
interrupt or message is generated if FFIT bit in
CR4 register is set to 1. It is always possible to
read this register by writting STATUS bit = 1 in
RXOH register.
Transmit M4 channel Register (TXM4)
After reset: 7DH
-
m42
X
m43
X
m44
X
m45
X
m46
X
-
m48
X
When transmitting SL2/SL3 or SN3, the UID shall
continuouslysend in the M4 channelfield the reg-
ister content to the line once per superframe.
Register content is transmitted to the line at each
superframe.
m41
X
, m42
X
in LT, m47
X
are activation bits.
These bits are controlled directly by the on chip
activation encoder-decoder. The corresponding
bits in the TXM4 register are not significant.
m45
X
in NT mode is CS0 bit: this is normally 0
(UID performing warm start). Nevertheless, user
can force CSO to 1 bysetting m45
X
to 1.
When a read back is operated on TXM4, m41x,
m42x in LT, m47x are indicatingthe current value
of act, dea in LT and uoa/sai bits transmitted to
the line.
Receive spare M4 overhead bits Register
(RXM4)
(readonly)
After reset: 75H
m41r
m42r m43r m44r m45r
m46r
m47r
m48r
RXM4 Register is constituted of 8 bits. When the
line is fully activated (super frame synchronized),
STLC5412 extracts the M4 channel bits. m41 is
the act bit; m42 in NT mode is the dea bit; in NT
m47 is the uoa bit; in LT m47 is the sai bit. These
bits are under the control of the activation se-
quencer. No interrupt cycle is provided for the
RXM4 register when a change on one of the acti-
vation bits is detected; never the less, they are
availablein RXM4.
When one of the remaining received spare bits is
validated following the criteria selected in the
Configuration Register OPR, the RXM4 register
content is queued in the interrupt register stack, if
no mask overheadbits is set(see MOB bit in CR4
register). It is always possible to read this register
by writting RXM4 bit = 1 in RXOH register.
Transmit
(TXM56)
After reset: 1FH
M5
and
M6
channels Register
-
-
-
m51
X
m61
X
m52
X
febx
febx
m51
X
, m61
X
, m52
X
spare over-head bits are nor-
mally equal to 1. Defaultvalue can be changedby
setting the respective bits. These bits are trans-
mitted to the line in SL2/SL3 or SN3 signal.
febx
Transmitfebe bit control
The febe can be forced to 0 by writing 0 in one of
febxifRFS bitin CR6 registerissetto1. Thefebebit
set to zero is sent once to the line in the following
availablesuperframe. After febe transmission, febx
STLC5412
48/74
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STLC5444 | Quad Feed Power Supply(ISDN四饋電電源) |
| STLC5460 | Line Card Interface Controller(線路卡片接口控制器) |
| STLC7546 | MODEM (V.34bis) Analog Front End(調(diào)制解調(diào)器模擬前端) |
| STLC7550TQFP | LOW POWER LOW VOLTAGE ANALOG FRONT END |
| STLC7550TQF7 | LOW POWER LOW VOLTAGE ANALOG FRONT END |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STLC54155 | 功能描述:電信集成電路 155MBit Coaxial Intr RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| STLC5432 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2Mbit CEPT & PRIMARY RATE CONTROLLER DEVICE |
| STLC5432Q | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2Mbit CEPT & PRIMARY RATE CONTROLLER DEVICE |
| STLC5444 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:QUAD FEEDER POWER SUPPLY |
| STLC5444B1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:QUAD FEEDER POWER SUPPLY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。