參數(shù)資料
型號： STLC5412P
廠商： 意法半導體
英文描述： 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
中文描述： 2B1Q U接口裝置加強與無繩模式
文件頁數(shù)： 36/74頁
文件大?。?/td> 655K
代理商： STLC5412P
registeris requiredto power up the UID.
GCI:whenGCI ”NT master of the clocks”configura-
tion is selected, UID provides the GCI clocks
neededfor controlchanneltransfer;PUPcontrolin-
struction is provided to the UID by pulling low the
Bx data input; STLC5412 then reacts sending GCI
clocks. It is possible to operatean automaticpower
up of the UID when a wake up tone is detected
from the line by connectingthe LSD outputdirectly
to theBxinput.
GCI: when NT1-2 or LT configuration is selected
(M0 = 0), the UID is powered up after configura-
tion settingby the PUP code (0000)on C/I Chan-
nel.
Power down control
A control instruction PDN in ACT register is re-
quired to power down the device after a period of
activity. PDN forces directly the device to the low
power state without sequencing through any of
the de-activation states. It should therefore only
be used after the UID has been put in the line de-
activated state. PDN has no influenceon the con-
tent of the internal registers, but immediately
stops the output clocks when UID is in master
mode and in
μ
W/DSI mode.
In GCI mode, UID send first two times code
DI(1111) on C/I channel before powering down at
the end of the assigned GCI channel.
The DI code purpose is similar to PDN code but
power down state is entered only when the line is
entirely deactivated (state H1 or J1). The DI com-
mand is recommended.
Power up state
Power up transition enables all analog and digital
circuitry, starts the crystal oscillator and internal
clocks. The LSD output is in the high impedance
state even if a tone is detected from the line. As
for PDN, PUP has no influence on the content of
the internal registers
Power down state
Following a period of activity in the power up
state, the power down state may be re-enteredas
describedabove.ConfigurationRegisters remain in
their current state. PDN and DI have no influence
on the content of the internal registers: it is then
possible, for instance, after a normal deactivation
procedure followed by a power down command, to
power up again the device in order to operate di-
rectlyaWarm Startprocedure.
ACTIVATION/DEACTIVATION SEQUENCING
Activation/deactivationsignals onto the line are in
accordance with the activation/deactivation state
matrixgiven in AppendixA.
CASE OF RESTRICTED ACTIVATION
The standard specifies a mode where the U inter-
face can be turned on without the need to activate
theS/T interfaceprovidedthisfunctionis supported
at both ends of the loop. In this condition Mainte-
nance channel is available, typically for setting
loop-backsinthe NT forerror ratetestingand other
diagnostics.
When this mode is enabled, bit M47 on the line in
LT to NT direction becomes the uoa bit. Setting
UAR activation command in the LT chip will set
uoa bit equalzero on the line. Detection of uoa bit
equal zero by the NT will inhibit activation of the
S/T interface. This results in SN3 signal in the NT
to LT direction, which causes generation of UAI
indication by the LT U device when superframe
synchronized.
If during restricted activation operation, a TE
starts to try activate the S/T interface by sending
info 1, the NT can pass this request to the LT via
M47 bit, the sai bit. This bit is set equal one by
writing AR command to the Activation Control
Register. sai bit received equal one causes gen-
erationof an APindication by the LT U device.
RESETOFACTIVATION/DEACTIVATION STATE
MACHINE
When the device is either powered-upor down, a
control instruction RES resets the activation con-
troller ready for a cold start. That feature can be
used if the far-end equipment fails to warm start,
for example if the line card or NT has been re-
placed or if in a regenerator, the loss of synchro-
nisation of the second section imply the reset of
the first section for a further cold start. The con-
figuration registersremain in their selected value.
HARDWARE RESET
When GCI configurationis selected, pin RES acts
as a logical hardware Reset. The device is en-
tirely reset including activation/deactivation state
machine and configuration registers. Configura-
tion pins bias excluding MW define the eventual
new configuration.Pin MW must be maintained at
the 0 Volt for GCI configurationsetting.
It is possible to operate a similar ”complete reset”
of UID by setting high bit RST in the RXOH com-
mand register. In this last case the Control inter-
face remains enabled. Refer to User guide for
Softwarereset procedure.
QUIETMODE
It is possible to forcethe devicein a quiet mode in
which UID does not react to any line wake-up
tone and LSD pin remains high. There are two
STLC5412
36/74
相關PDF資料
PDF描述
STLC5444 Quad Feed Power Supply(ISDN四饋電電源)
STLC5460 Line Card Interface Controller(線路卡片接口控制器)
STLC7546 MODEM (V.34bis) Analog Front End(調(diào)制解調(diào)器模擬前端)
STLC7550TQFP LOW POWER LOW VOLTAGE ANALOG FRONT END
STLC7550TQF7 LOW POWER LOW VOLTAGE ANALOG FRONT END
相關代理商/技術參數(shù)
參數(shù)描述
STLC54155 功能描述:電信集成電路 155MBit Coaxial Intr RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
STLC5432 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2Mbit CEPT & PRIMARY RATE CONTROLLER DEVICE
STLC5432Q 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2Mbit CEPT & PRIMARY RATE CONTROLLER DEVICE
STLC5444 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:QUAD FEEDER POWER SUPPLY
STLC5444B1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:QUAD FEEDER POWER SUPPLY
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*