參數(shù)資料
型號： STLC5412
廠商： 意法半導(dǎo)體
英文描述： 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
中文描述： 2B1Q U接口裝置加強(qiáng)與無繩模式
文件頁數(shù)： 5/74頁
文件大?。?/td> 655K
代理商： STLC5412
GENERAL DESCRIPTION
STLC5412 is a complete monolithic transceiver
for ISDN Basic access data transmission on
twisted pair subscriber loops typical of public
switched telephone networks. The device is fully
compatible with ETSI ETRO80 and CSE (C32-11)
French specifications.
The equivalent of 160 kbit/s full-duplex transmis-
sion on a single twisted pair is provided, accord-
ing to the formats defined in the a.m. spec.
Frames include two B channels,each of 64 kbit/s,
one D channel of 16 kbit/s plus an additional 4
kbit/s M channel for loop maintenance and other
user functions. 12 kbit/s bandwidth is reserved for
framing. 2B1Q Line coding is used, where pairs of
bits are coded into one of 4 quantum levels. This
technique results in a low frequency spectrum
(160 kbit/s turn into 80 kbaud), thereby reducing
both line attenuation and crosstalk and achieving
long rangewith low Bit Error Rates.
STLC5412 is designed to operate with Bit Error
Rate near-end Crosstalk (NEXT) as specified in
european ETSI recommendation.
To meet these very demanding specifications, the
device includes two Digital Signal Processors,
one configured as an adaptive Echo-Canceller to
cancel the near end echoes resulting from the
transmit/receive hybrid interface, the other as an
adaptive line equalizer. A Digital Phase-Locked
Loop (DPLL) timing recovery circuit is also in-
cluded that provides in NT modes a 15.36 MHz
synchronized clock to the system. Scrambling
and descrambling are performed as specified in
the specifications.
On the system side, STLC5412 can be linked to
two bus configurationsimplyby pin MWbias.
MICROWIRE(
μ
W/DSI)
mode (MWpin = 5V): 144
kbit/s 2B+D basic access data is transferred on a
multiplex Digital System Interface with 4 different
interface formats (see fig. 2 and 3) providing
maximum flexibility with a limited pin count
(BCLK, Bx, Br, FSa, FSb). Three pre-defined
2B+D formats plus an internal time slot assigner
allows direct connection of the UID to the most
common multiplexed digital interfaces (TDM/IDL).
Bit and Frame Synchronisation signals are inputs
or outputs depending on the configuration se-
lected. Data buffers allow any phase between the
line and the digital interface.That permits building
of slave-slave configurations e.g. in NT12 trunk-
cards.
It is possible to separate the D from the B chan-
nels and to transfer it on a separate digital inter-
face (Dx, Dr) using the same bit and frame clocks
as for the B channelsor in a continuousmode us-
ing an internallygenerated 16 kHz bit clock output
(DCLK).
All the Control, Status and Interrupt registers are
handledvia a control channel on a separateserial
interface MICROWIRE compatible (CI, CO, CS,
CCLK, INT) supported by a number of microcon-
troller including the MCU families from SGS-
THOMSON
GCI
mode (MWpin = 0V). Control/maintenance
channels are multiplexed with 2B+D basic access
data in a GCI compatibleinterfaceformat(see fig.
4a) requiring only 4 pins (BCLK, Bx, Br, FSa). On
chip GCI channel assignement allows to multiplex
on the samebus up to 8 GCI channels,each sup-
porting data and controls of one device. Bit and
Frame Synchronisation signals can be inputs or
ouputs depending on the configuration selected.
Data buffers, again, allow to have any phase be-
tween the line interfaceand the digital interface.
Through the M channel and its protocol allowing
to check both direction exchanges, internal regis-
ters can be configured, the EOC channel and the
Overhead-bits can be monitored. Associated to
the M channel, there are A and E channels for
enabling the exchanged messages and to check
the flow control. The C/I channel allows the primi-
tive exchangesfollowing the standardprotocol.
In both mode (
μ
W and GCI) CRC is calculated
and checked in both directions internally.
In LT mode, the transmit superframe can be syn-
chronized by an external signal (SFSx) or be self
running. In NT mode, the SFSx is always output
synchronizedby the transmit superframe.
Line side or Digital Interface side loopbacks can
be selected for each B1, B2 or D channel inde-
pendently without restriction in transparent or in
non-transparent mode. A transparent complete
analog loopback allowing the test of the transmis-
sion path is also selectable.
Activation and deactivation procedures, which are
automatically processed by UID, require only the
exchange of simple commands as Activation Re-
quest, Deactivation Request, Activation Indica-
tion. Cold and Warm start up procedures are op-
erated
automatically
instruction.
Four programmable I/Os are provided in GCI for
externaldevice control.
without
any
special
STLC5412
5/74
相關(guān)PDF資料
PDF描述
STLC5412FN 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
STLC5412P 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
STLC5444 Quad Feed Power Supply(ISDN四饋電電源)
STLC5460 Line Card Interface Controller(線路卡片接口控制器)
STLC7546 MODEM (V.34bis) Analog Front End(調(diào)制解調(diào)器模擬前端)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STLC5412FN 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
STLC5412P 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
STLC54155 功能描述:電信集成電路 155MBit Coaxial Intr RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
STLC5432 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2Mbit CEPT & PRIMARY RATE CONTROLLER DEVICE
STLC5432Q 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2Mbit CEPT & PRIMARY RATE CONTROLLER DEVICE
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*