- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380765 > STLC5411 (意法半導(dǎo)體) 2B1Q U Interface Device(2BIQ U接口裝置) PDF資料下載
參數(shù)資料
| 型號(hào)： | STLC5411 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 2B1Q U Interface Device(2BIQ U接口裝置) |
| 中文描述： | 2B1Q U接口設(shè)備（2BIQ ü接口裝置） |
| 文件頁(yè)數(shù)： | 27/72頁(yè) |
| 文件大?。?/td> | 738K |
| 代理商： | STLC5411 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
Table 3:
Network-to-NT2B1Q SuperframeTechnique and OverheadBit Assignments.
FRAMING
2B+D
Overhead Bits (M
1
-
M
6
)
Quat Positions
Bit Positions
1-9
1-18
10-117
19-234
118s
235
118m
236
119s
237
119m
238
120s
239
120m
240
Super
Frame
#
Basic
Frame
#
Sync
Word
ISW
SW
SW
SW
SW
SW
SW
SW
2B+D
M
1
M
2
M
3
M
4
M
5
M
6
A
1
2
3
4
5
6
7
8
2B+D
2B+D
2B+D
2B+D
2B+D
2B+D
2B+D
2B+D
eoc
a1
eoc
dm
eoc
i3
eoc
i6
eoc
a1
eoc
dm
eoc
i3
eoc
i6
eoc
a2
eoc
i1
eoc
i4
eoc
i7
eoc
a2
eoc
i1
eoc
i4
eoc
i7
eoc
a3
eoc
i2
eoc
i5
eoc
i8
eoc
a3
eoc
i2
eoc
i5
eoc
i8
act
dea
1
1
1
1
uoa
aib
1
1
1
febe
crc
2
crc
4
crc
6
crc
8
crc
10
crc
12
crc
1
crc
3
crc
5
crc
7
crc
9
crc
11
B,C,...
NT-to-Network superframe delay offset from Network-to-NT superframe by 60
±
2 quats (about 0.75
ms). All bits thanthe Sync Word are scrambled.
Symbols & Abbreviations:
”1”
eoc
reserve = reserved bit for future standard;set = 1
embedded operations channel
a = address bit
dm = data/message indicator
i = information (data/message)
synchronization word
act
crc
activation bit
cyclic redundancy check: covers 2B+D & M4
1 = most significant bit
2 = next most significant bit
etc
far end block error bit (set = 0 for errored
superframe)
deactivation bit (set = 0 to announce deactivation)
u only activation bit (set = 1 toactivate S/T)
alarm indication bit (set = 0 to indicate interruption)
SW
febe
ISW
s
m
inverted synchronization word
sign bit (first) in quat
magnitude bit (second) in quat
dea
uoa
aib
Table 2:
2B1Q Encoding of 2B+ D Fields.
Data
Time
→
B
I
B
g
D
Bit Pair
Quat #(relative)
# Bits
# Quats
b
11
b
12
q
1
b
13
b
14
q
2
b
15
b
16
q
3
b
17
b
18
q
4
b
21
b
22
q5
b
23
b
24
q
6
b
25
b
26
q
7
b
27
b
28
q
8
d
1
d
2
q
9
2
1
8
4
8
4
Where:
b
11
= first bit of B
1
octet as received at the S/T interface
b
18
= last bit of B
I
octet as received at the S/T interface
b
21
= first bit of B
2
octet as received at the S/T interface
b
28
= last bit of B
2
octet as receivedat theS/T interface
d
1
d
2
= consecutive D-channel bits (d
1
is first bit of pair as received at the S/T interface)
q
i
= ith quatrelative tostart of given18-bit 2B+D data field.
NOTE
: There are 12 2B+D 18-bit fields per 1.5 msec basicframe.
STLC5411
27/72
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STLC5412 | 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
| STLC5412FN | 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
| STLC5412P | 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
| STLC5444 | Quad Feed Power Supply(ISDN四饋電電源) |
| STLC5460 | Line Card Interface Controller(線路卡片接口控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STLC5411CJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
| STLC5411FN | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE |
| STLC5411P | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE |
| STLC5412 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
| STLC5412FN | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。