參數(shù)資料
型號(hào): STLC5411
廠商: 意法半導(dǎo)體
英文描述: 2B1Q U Interface Device(2BIQ U接口裝置)
中文描述: 2B1Q U接口設(shè)備(2BIQ ü接口裝置)
文件頁數(shù): 25/72頁
文件大?。?/td> 738K
代理商: STLC5411
the frame and superframe syncwords. STLC5411
is frame-synchronized when two consecutive
synchwords have been consecutively detected.
Frame lock will be maintained until six consecu-
tive errored sync-words are detected, which will
cause the flywheelto attemptto re-synchronize.If
a loss of frame sync condition persists for 480ms
the device will cease searching, cease transmit-
ting and go automatically into the RESET state,
ready for a further cold start. When UID is frame-
synchronized, it is superframe-locked upon the
first superframe sync-word detection. No loss of
superframesync-word is provided.
While the receiver is synchronized, data is de-
scrambled using the specified polynomial, and in-
dividual channels demultiplexed and passed to
their respective processing circuits: user’s 2B+D
channel data is transmitted to the Digital Interface
through an elastic data buffer allowing any phase
deviation with the line; the activation/deactivation
bits (M4) are transmitted to the on-chip activation
sequencer; CRC is transmitted to CRC checking
section while maintenance data (eoc) and other
sparebits in the overheadchannels (M4, M5, M6)
are stored in theirrespective Rx registers.
In NT applications, if the Digital Interface is se-
lected in master mode (see CR1) BCLK and FSa
clock outputs are phase-locked to the recovered
clock. If it is selected in Slave mode ie for NT1-2
application, the on-chip elastic buffers allow
BCLK and FSa to be input from an external
source,which mustbe frequencylocked to the re-
ceived line signal ie using the SCLK output but
witharbitrary phase.
ELASTIC BUFFERS
The UID buffers the 2B+D data in elastic fifos
which are 3 line-frames deep in each direction.
When the Digital Interface is a timingslave, these
FIFOs compensate for relative jitter and wander
between the Digital Interface and the line. Each
buffer can absorb wander up to 18
μ
s at 80 KHz
max without ”slip”. This is particulary convenient
for NT1-2 or PABX application in case the local
reference clock is jitterized and wandered relative
to the incomingsignal from the line.
MAINTENANCE FUNCTIONS
M channel
In each frame there are 6 ”overhead” bits assigned
to various control and maintenance functions.
Some programmable processing of these bits is
provided on chip while interaction with an external
controller provides the flexibility to take full advan-
tage of the maintenance channels. See OPR,
TXM4, TXM56, TXEOC, RXM4, RXM56, RXEOC
registers description fo details. New data written to
any of the Overhead bit Transmit Registers is
resynchronized internally to the next available
complete superframe or half superframe, as ap-
propriate.
Embedded OperationChannel (EOC)
The EOC channel consists of two complete 12
bits
messages
per
superframe,
through the M1, M2 and M3 bits of each frame.
Each message is composedof 3 fields;a 3 bit ad-
dress identifying the message destination/origin,
a 1 bit indicator for the data mode i.e. encoded
message or raw data, and an 8 bits information
field. The Control Interface (Microwire or Monitor
channel in GCI) provides access to the complete
12 bits of every message in TX and RX EOC reg-
isters.
When non-auto mode is selected, UID does not in-
terpret the received eoc messages e.g. ”send cor-
rupted CRC”; therefore the appropriate command
instructionmust be written to the devicee.g. ”set to
one bit CTCin registerCR4”. It is possible to select
a transparenttransmission mode in which the EOC
channelcanbe consideredas a transparent2 kbit/s
channel.See OPRregister descriptionfor details.
When auto-mode is selected in GCI configuration,
UID performs automatic recognition / acknow-
ledgement of the EOC messages sent by the net-
work according to processing defined in ANSI
standard and illustrated in figure 9. When UID rec-
ognizes a message with the appropriate address
and a known command, it performs automatically
the relevant action inside the device and send a
message at the digitalinterfaceas appropriate.Ta-
ble 5 gives the list of recognizedeocmessagesand
associatedactions.
When NT-RR-AUTO configuration is selected,
eoc addressing is processed according to appen-
dix E of T1E1.601standard:
– If address of the eoc message received from
LT is in the range of 2 to 6, UID decrements
addressand passthe message onto GCI.
– If address of the eoc message received from
GCI is in the range of 1 to 5, UID increments
address and pass the message onto the line
toward LT.
– If data/msg indicator is set to 0, UID pass
data on transparentlywith eoc address as de-
scribed above.
distributed
M4 channel
M4 bit positions of every frame is a channel in
which are transmitted data bits loaded from the
TXM4 transmit register and from the on-chip acti-
vation sequenceronce the superframe.On the re-
ceive side, M4 bits fromone completesuperframe
are first validated and then stored in the RXM4
Receive Register or transmitted to on-chip activa-
tion sequencer. See OPR, TXM4 and RXM4 reg-
STLC5411
25/72
相關(guān)PDF資料
PDF描述
STLC5412 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
STLC5412FN 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
STLC5412P 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
STLC5444 Quad Feed Power Supply(ISDN四饋電電源)
STLC5460 Line Card Interface Controller(線路卡片接口控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STLC5411CJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface
STLC5411FN 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE
STLC5411P 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE
STLC5412 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
STLC5412FN 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE