參數(shù)資料
型號(hào): STLC5048
廠商: 意法半導(dǎo)體
元件分類: Codec
英文描述: FULLY PROGRAMMABLE FOUR CHANNEL CODEC AND FILTER
中文描述: 完全可編程四通道解碼器和過濾器
文件頁數(shù): 7/45頁
文件大?。?/td> 371K
代理商: STLC5048
7/45
STLC5048
FUNCTIONAL DESCRIPTION
The STLC5048 is a fully programmable device with embedded ROM and RAM. The ROM is used to contain the default
state coefficients for the programmable filters, while the RAM is used to load the desired coefficient values.
POWER ON INITIALIZATION
When power is first applied it is recommended to reset the device (M1=M0=0) in order to set all the internal reg-
isters to the reset value (see register description); this means also power down mode for all the four channels
and SW reset bit (RES) set in the CONF register.
When the RES bit is set, the only instructions allowed are the one that disable this bit and the REACOM instruc-
tion: all other instructions are ignored. It is not possible to disable the RES bit and write the other bits of the
CONF register with the same instruction.
Of course, RESET mode can be programmed also by writing the RES bit of the CONF register.
See appendix C for the power up sequence.
During RESET condition all the I/On and CSn pins are set as inputs, DX is in high impedance and all VFROn
are set to AGND. After the reset all registers are loaded with the reset value.
It means that the PCM interface and all the VFRO outputs are configured as described in the Power Down State,
while no transmit or receive time slot are set.
Then, filters and gain blocks are configured with the coefficient defined in the Default State.
POWER DOWN STATE
Each of the four channel may be put into power down mode by setting the appropriate bit in the CONF register.
In this mode the eventual programmed DX channel is set in high impedance while the VFRO outputs are forced
to AGND. When all the channels are set in Power Down mode the device enters the Power Down state: all the
blocks related to the data processing are turned off, while the RAM is On or Off according to the PDR bit value
in the COMEN register.
Figure 1. Block Diagram of a single channel.
A/mu
DR
VFRO
VFXI
HPR
R
GR
B
Z
KD
KA
*
*
*
*
*
*
*
*
LPR
D/A
RX
TX
A/mu
DX
HPX
X
GX
*
*
* PROGRAMMABLE BLOCKS
D00TL468
LPX
A/D
相關(guān)PDF資料
PDF描述
STLC5411FN 2B1Q U INTERFACE DEVICE
STLC5411P 2B1Q U INTERFACE DEVICE
STLC5411 2B1Q U Interface Device(2BIQ U接口裝置)
STLC5412 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
STLC5412FN 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STLC5048TR 功能描述:接口—CODEC Prog 4-Ch CODEC/Filt RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
STLC5411 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE
STLC5411CJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface
STLC5411FN 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE
STLC5411P 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE