參數(shù)資料
型號: STLC3065Q
廠商: 意法半導(dǎo)體
英文描述: WLL SUBSCRIBER LINE INTERFACE CIRCUIT
中文描述: 環(huán)路用戶線路接口電路
文件頁數(shù): 4/27頁
文件大?。?/td> 194K
代理商: STLC3065Q
FUNCTIONALDESCRIPTION
The STLC3065 is a device specifically developed
for WLLapplication.
It is based on a SLIC core, on purpose optimised
for this application, with the addition of a DC/DC
convertercontroller and a dual port in order to ful-
fil the WLLrequirements.
The SLIC core performs the standard feeding,
signallingand transmission functions.
It can be set in three different operating modes
via the D0, D1, D2 pins of the control logic inter-
face (0 to 3.3V logic levels). The loop status is
carried out on the DET pin (active low).The DET
pin is an open drain outputto allow easy interfac-
ing with both 3.3V and 5V logic levels.
The three possible SLIC core operating modes
are:
Power Down (PWD)
Active
Ringing
Table 1 shows how to set the different SLIC core
operatingmodes.
Table1. SLIC core operating modes.
D0
D1
D2
Operating Mode
0
0
X
Power Down
0
1
0
Active Normal Polarity
0
1
1
Active Reverse Polarity
1
1
0
Active TTX injection (N.P.)
1
1
1
Active TTX injection (R.P.)
1
0
0/1
Ring (D2 bit toggles @ fring)
N.
35
Name
VBAT
Function
Regulated battery voltage self generated by the device via DC/DC converter. Must be shorted
to VBAT1.
23
GATE
Driver forexternal Power MOS transistor.
21
VF
Feedback input for DC/DC converter controller.
22
CLK
Power Switch Controller Clock (typ. 125KHz). From version marked STLC3065 A5, this pin
can also beconnected to CVCC or AGND. When the CLK pin is connected to CVCC an
internal auto-oscillation is internally generated and it is used instead of the external clock.
When the CLK pin is connected to AGND, the GATE output is disabled.
24
RSENSE
Voltage input for current sensing. RSENSE should be connected close to this pin and VPOS
pin. The PCB layout should minimize the extra resistance introduced by the copper tracks.
1
D0
Control Interface: input bit 0.
2
D1
Control Interface: input bit 1.
3
D2
Control interface: input bit 2.
4
P1
Control Interface: port 1 selection bit
5
P2
Control Interface: port 2 selection bit
8
DET
Logic interface output of the supervision detector (active low).
6
DET1
Logic interface output of thr linr port 1 detector (active low)
7
DET2
Logic interface output of thr linr port 2 detector (active low)
33
CSVR
Battery supply filter capacitor.
12
RTTX
Metering pulse cancellation buffer output. TTX filter network should be connected to this point.
If not used should be left open.
13
FTTX
Metering pulse buffer inputthis signal is sent to the line and used to perform TTX filtering.
10
CTTX1
Metering burst shaping external capacitor.
11
CTTX2
Metering burst shaping external capacitor.
9
CKTTX
Metering pulse clock input (12 KHz or16KHz square wave).
44
VBAT1
Frame connection. Must be shorted to VBAT.
38,39,
40
NC
Not connected.
PIN DESCRIPTION
(continued)
STLC3065
4/27
相關(guān)PDF資料
PDF描述
STLC3080 SUBSCRIBER LINE INTERFACE CIRCUIT
STLC5046 PROGRAMMABLE FOUR CHANNEL CODEC AND FILTER
STLC5048 FULLY PROGRAMMABLE FOUR CHANNEL CODEC AND FILTER
STLC5411FN 2B1Q U INTERFACE DEVICE
STLC5411P 2B1Q U INTERFACE DEVICE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STLC3065QTR 制造商:STMicroelectronics 功能描述:
STLC3075 制造商:STMicroelectronics 功能描述:
STLC3075_09 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Integrated POTS interface for home access gateway and WLL
STLC3080 功能描述:電信線路管理 IC Subscriber Ln Intrfc RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
STLC3080EVAL 功能描述:網(wǎng)絡(luò)開發(fā)工具 Eval Board STLC3080 RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V