- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380764 > STFLWARP20 (意法半導(dǎo)體) AB 7C 7#16S PIN RECP RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號(hào)： | STFLWARP20 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | AB 7C 7#16S PIN RECP RoHS Compliant: No |
| 中文描述： | 8位模糊協(xié)處理器 |
| 文件頁(yè)數(shù)： | 7/28頁(yè) |
| 文件大小： | 275K |
| 代理商： | STFLWARP20 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
ON-LINE MODE
In On-line mode (see figure 7) W.A.R.P.2.0 is en-
abled to elaborate input values and calculate out-
puts according to the fuzzy rules stored into the
microprogram. W.A.R.P.2.0reads the inputvalues
one a time in the input data bus using the
RD/READY signals. If the processor is workingin
SLAVE mode (see register bench description in
table5) the userhas toprovide the inputswith their
identificationnumbers(bymeansofSIS0-SIS2),so
it is possible to provide inputs in any order. In
SLAVE mode it is also possible to force
W.A.R.P.2.0 to start the elaboration phase (by
means of LASTIN) without providing all inputs, for
instancewheninputvariables changewithdifferent
speed. In this case the outputs that have not be
provided in this cycle,but sampled in the previous
ones, are recoveredfrom the internalbuffers.
When all inputs are given or a LASTIN signal is
given, the elaboration phase starts. The elabora-
tion phase is divided in twomain parts. During the
first one the input values are read and the corre-
spondingALPHAvalues (activation levels) are cal-
culated. In thesecond part the computationof the
fuzzy rules and the defuzzification are imple-
mented.
W.A.R.P.2.0 acquires each input in 8 clock pulses
(min). Sincethe acquisition phase isperformedby
the user by means of the handshakingsignals, 8
clock pulses per input are referred to the most
efficient case. In figure 6 are shown the perform-
0
64
128
192
256
0
2.000
4.000
6.000
8.000
Number of Rule s
Numbe r of Clock Pulse s
Number ofInputs = 8
Figure6. W.A.R.P.2.0performances
ances in case of 8 inputs. If you are using less
inputs youhave to subtract 8clock pulsesfor each
of them. The elaboration time for rule requires 32
clockpulses.
For instance if W.A.R.P.2.0 is working at a fre-
quency of 40 MHz (25ns period)with 8 inputs and
128 rules globally(forall outputs)the timerequired
to provideall outputs is 4000clkp*25ns= 100
μ
s.
On-line Phase Master
(”MASTER”set in the register bench)
On-line Phase Enable
OFL=LOW
Inputs Acquisition with
Handshaking Signals
(RD/READY)
CHIP PRESET
End of Acquisition Phase
Start Elaboration Pha se
Elaboration Phase
Outputs Gen eration
DS=HIGH
On-line Pha se Slave
(”SLAVE” set in the register bench)
On-line Phase Enable
OFL=LOW
Acquisition with
Handshaking by
specifying which inputs
is on the input bus by
means of SIS0-SIS2
CHIP PRESET
End of Acquisition Phase
Start Elaboration Pha se
Elaboration Phase
Outputs Generation
DS=HIGH
Last Input has been
given
LASTIN=HIGH
Figure7. On-Linephase
7/28
W.A.R.P.2.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STFLWARP20PL | AB 7C 7#16S PIN RECP |
| STG8207 | Dual N-Channel E nhancement Mode F ield E ffect Transistor |
| STGB20NB41LZ | N-CHANNEL CLAMPED 20A - DPAK INTERNALLY CLAMPED PowerMESH IGBT |
| STGB20NB41LZT4 | N-CHANNEL CLAMPED 20A - DPAK INTERNALLY CLAMPED PowerMESH IGBT |
| STGD6NC60HD | N-CHANNEL 6A - 600V DPAK Very Fast PowerMESH IGBT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STFLWARP20/PL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| STFLWARP20L | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ADAPTIVE FUZZY MODELLER |
| STFLWARP20PL | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT FUZZY CO-PROCESSOR |
| STFN | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:N-CHANNEL 30V - 0.039W - 4A SOT23-6L STripFET II POWER MOSFET |
| STFN42 | 功能描述:TRANSISTOR PLANAR BIPO SOT-89 RoHS:是 類別:分離式半導(dǎo)體產(chǎn)品 >> 晶體管(BJT) - 單路 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 晶體管類型:NPN 電流 - 集電極 (Ic)（最大）:1A 電壓 - 集電極發(fā)射極擊穿（最大）:30V Ib、Ic條件下的Vce飽和度（最大）:200mV @ 100mA，1A 電流 - 集電極截止（最大）:100nA 在某 Ic、Vce 時(shí)的最小直流電流增益 (hFE):300 @ 500mA，5V 功率 - 最大:710mW 頻率 - 轉(zhuǎn)換:100MHz 安裝類型:表面貼裝 封裝/外殼:TO-236-3，SC-59，SOT-23-3 供應(yīng)商設(shè)備封裝:SOT-23-3（TO-236） 包裝:Digi-Reel® 其它名稱:MMBT489LT1GOSDKR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。