- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299942 > ST40RA166XH6 (STMICROELECTRONICS) 32-BIT, 166 MHz, RISC PROCESSOR, PBGA372 PDF資料下載
參數(shù)資料
| 型號(hào)： | ST40RA166XH6 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 166 MHz, RISC PROCESSOR, PBGA372 |
| 封裝： | 27 X 27 MM, 2.33 MM HEIGHT, PLASTIC, BGA-372 |
| 文件頁數(shù)： | 78/92頁 |
| 文件大小： | 2129K |
| 代理商： | ST40RA166XH6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當(dāng)前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
ST40RA
A Interconnect architecture
A.1.5
LMI2 arbiter: (CPU, GPDMA, PCI, EMPI)
The default configuration (after reset) as to be to work fixed priority mode in the following priority
order:
● PCI,
● EMPI,
● GPDMA,
● CPU buffer (although the CPU requests are not supposed to go in that node to be send in the
LMI, it has to be managed in order to avoid deadlock).
The priority order have to be programmable and the latency checking algorithm can be enabled for
GPDMA, PCI, EMPI.
A.1.6
Return arbitration
The possibilities of the return arbitration are simpler than for the request arbitration. The arbiter is
not programmable but a specific arbitration can be chosen when implementing it.
The arbitration mode chosen is the fixed priority. For each arbiter (one per initiator), the order is the
following: LMI then other targets for the arbiters in node 1 and LMI, EMI, PCI, peripheral subsystem
for the arbiters of node 2.
A.2
Interconnect registers
A summary of registers is given in Table 1. Addresses in the table are offset from the interconnect
base address at 0x1B05 0000.
Table 1: Interconnect register summary
Address
offset
Name
Function
0x010
LATENCY_LMI1_ENABLE
Enables or disables initiators latency counters, see LMI1 arbiter on page 9
0x018
LMI1_CPU_PRI
Defines priority for the CPU in the LMI1 arbiter, see LMI1 arbiter on page 9
0x020
LATENCY_LMI1_VALUE
Defines priority and latency value for the node 2 in the LMI1 arbiter, see
0x110
LATENCY_LMI2_ENABLE
Enables or disables initiators latency counters, see LMI2 arbiter on page 10
0x118
LMI2_CPU_PRI
Defines priority for the CPU in the LMI2 arbiter, see LMI2 arbiter on page 10
0x120
LMI2_LATENCY_PCI
Defines priority and latency value for PCI initiator in the PCI arbiter, see
0x128
LMI2_LATENCY_EMPI
Defines priority and latency value for EMPI initiator in the PCI arbiter, see
0x130
LMI2_LATENCY_GPDMA
Defines priority and latency value for GPDMA initiator in the PCI arbiter, see
0x210
LATENCY_EMI_ENABLE
Enables or disables initiators latency counters, see EMI arbiter on page 11
0x218
EMI_CPU_PRI
Defines priority for the CPU in the EMI arbiter, see EMI arbiter on page 11
0x220
EMI_LATENCY_PCI
Defines priority and latency value for PCI initiator in the EMI arbiter, see
0x228
EMI_LATENCY_EMPI
Defines priority and latency value for EMPI initiator in the EMI arbiter, see
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST485BD | IC MAX 7000 CPLD 64 100-TQFP |
| ST485C | IC MAX 7000 CPLD 64 44-TQFP |
| ST485X | IC MAX 7000 CPLD 128 100-TQFP |
| ST486DX2-100GS | MAX 3000A CPLD 128 MC 100-TQFP |
| ST486DX2-50GS | MAX 3000A CPLD 32 MC 44-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST40RA166XH6/TR | 制造商:STMicroelectronics 功能描述: |
| ST40RA200XH6 | 制造商:STMicroelectronics 功能描述: |
| ST40RA200XH6E | 制造商:STMicroelectronics 功能描述: |
| ST40RP | 功能描述:兩端交流開關(guān)元件 ST40RP RoHS:否 制造商:STMicroelectronics 轉(zhuǎn)折電流 VBO:45 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-23 封裝:Reel |
| ST40-TOOLSET/WIN | 制造商:STMicroelectronics 功能描述:ST40-TOOLSET/WIN - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。