- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299942 > ST40RA166XH6 (STMICROELECTRONICS) 32-BIT, 166 MHz, RISC PROCESSOR, PBGA372 PDF資料下載
參數(shù)資料
| 型號(hào)： | ST40RA166XH6 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 166 MHz, RISC PROCESSOR, PBGA372 |
| 封裝： | 27 X 27 MM, 2.33 MM HEIGHT, PLASTIC, BGA-372 |
| 文件頁(yè)數(shù)： | 7/92頁(yè) |
| 文件大?。?/td> | 2129K |
| 代理商： | ST40RA166XH6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
B Implementation restrictions
ST40RA
15/92
B
Implementation restrictions
B.1
ST40 CPU
B.1.1
tas.b
The atomicity of the tas.b instruction is only guaranteed for processes executing on the ST40 CPU
core and should not be used to implement intermodule or interchip semaphores. Either use the
mailbox functionality or an appropriate software algorithm for such semaphores.
B.1.2
Store queue power-down
The store queue is considered part of the general CPU and independent power-down of this block
is not implemented.
B.1.3
UBC power-down
The UBC is considered part of the general CPU and independent power-down of this block is not
implemented.
B.1.4
System standby
To enter and leave standby it is necessary for the CPU to power down the system including memory
devices and then to enter standby by executing a sleep instruction. On leaving sleep and standby, it
may be necessary for the CPU to power itself up and subsequently power up the system and its
memory devices.
During the power-down and power-up sequences the main memory devices are not available. The
CPU therefore preloads the appropriate code into the cache as part of the power sequencing.
B.2
PCI
B.2.1
Clocking
PCI internal clock loop back is not implemented. To use the internal PCI clock, the pads
PCICLOCKOUT and PCICLOCKIN are connected to rollback the clock generator. Alternatively an
external clock source may be used.
B.2.2
Type 2 configuration accesses
Configuration space accesses to devices across a PCI bridge are implemented as type 2
operations on the PCI bus. In this implementation such accesses must be broken into a sequence of
byte operations. For example, access to a 32-bit register is through four single byte operations.
B.2.3
Software visible changes between STB1HC7 and ST40RAH8D
PCI PLL reprogramming required for H7 parts is no longer required for H8.
The PCI PLL register is renamed from PLLPCICR to CLKGENA.PLL2CR.
The register implementation for PCI MBAR mappings has changed between the STB1HC7 and
ST40RAH8D implementations and software device drivers should reflect this.
B.2.4
Error behavior
The implementation of local (PCI register) error handling is not fully implemented.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST485BD | IC MAX 7000 CPLD 64 100-TQFP |
| ST485C | IC MAX 7000 CPLD 64 44-TQFP |
| ST485X | IC MAX 7000 CPLD 128 100-TQFP |
| ST486DX2-100GS | MAX 3000A CPLD 128 MC 100-TQFP |
| ST486DX2-50GS | MAX 3000A CPLD 32 MC 44-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST40RA166XH6/TR | 制造商:STMicroelectronics 功能描述: |
| ST40RA200XH6 | 制造商:STMicroelectronics 功能描述: |
| ST40RA200XH6E | 制造商:STMicroelectronics 功能描述: |
| ST40RP | 功能描述:兩端交流開(kāi)關(guān)元件 ST40RP RoHS:否 制造商:STMicroelectronics 轉(zhuǎn)折電流 VBO:45 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-23 封裝:Reel |
| ST40-TOOLSET/WIN | 制造商:STMicroelectronics 功能描述:ST40-TOOLSET/WIN - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。