參數(shù)資料
型號: ST40RA166XH6
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 166 MHz, RISC PROCESSOR, PBGA372
封裝: 27 X 27 MM, 2.33 MM HEIGHT, PLASTIC, BGA-372
文件頁數(shù): 42/92頁
文件大?。?/td> 2129K
代理商: ST40RA166XH6
6 Clock generation
ST40RA
47/92
6.2
Recommended operating modes
6.3
Clocks and registers at start up
Table 17: Supported operating frequencies
Mode for
CLOCKGENA and
CLOCKGENB
PLL
frequency
(MHz)
ST40RA clock domain frequencies (MHz)
PLLA
(mode)
PLLB
(mode)
PLLA
PLLB
CPU_
CLK
STBUS_
CLK
PER_
CLK
LMI_
CLK
EMI_SS_
CLK
PCI_SS_
CLK
Recommended reset configuration
0
-
200
-
100
50
25
50
Alternate reset configuration
1
-
266
-
133
88
44
88
2
-
300
-
150
100
50
100
3
-
332
-
166
111
66
111
Recommended operating modes
2
-
300
-
150
100
3
-
332
-
166
83
Low power configuration with clocks enabled (programmable after reset)
A6
bypass
-
27
-
13.5
6.75
Reset
mode
Reset
mode
MODE[2:0]
CLOCKGENA
.PLL1CR1
reset value
CLOCKGENA
core
frequency
(PLL1)
fPLL/2
CLK1
CPU_
CLK
CLK2
STBUS_
CLK
CLK3
PER_
CLK
CLK4
LMI_
CLK
0
000
0x7939 8612
200 MHz
100
1
1/2
1/4
1/2
1
001
0x7939 B112
266 MHz
133
1
2/3
1/3
2/3
2
010
0x7938 6412
300 MHz
150
1
2/3
1/3
2/3
3
011
0x7938 7B14
332 MHz
166
1
2/3
1/3
2/3
4
100
0x7938 8612
400 MHz
200
1
1/2
1/4
1/2
5
101
0x7938 A712
500 MHz
250
1
1/2
1/4
1/2
6
110
0x0938 0000
0 MHz
0
1
1/2
7
111
0x0939 8612
200 MHz
100
1/2
1/4
Table 18: CLOCKGENA PLL1 reset values
相關(guān)PDF資料
PDF描述
ST485BD IC MAX 7000 CPLD 64 100-TQFP
ST485C IC MAX 7000 CPLD 64 44-TQFP
ST485X IC MAX 7000 CPLD 128 100-TQFP
ST486DX2-100GS MAX 3000A CPLD 128 MC 100-TQFP
ST486DX2-50GS MAX 3000A CPLD 32 MC 44-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST40RA166XH6/TR 制造商:STMicroelectronics 功能描述:
ST40RA200XH6 制造商:STMicroelectronics 功能描述:
ST40RA200XH6E 制造商:STMicroelectronics 功能描述:
ST40RP 功能描述:兩端交流開關(guān)元件 ST40RP RoHS:否 制造商:STMicroelectronics 轉(zhuǎn)折電流 VBO:45 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-23 封裝:Reel
ST40-TOOLSET/WIN 制造商:STMicroelectronics 功能描述:ST40-TOOLSET/WIN - Bulk