- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄299942 > ST40RA166XH6 (STMICROELECTRONICS) 32-BIT, 166 MHz, RISC PROCESSOR, PBGA372 PDF資料下載
參數(shù)資料
| 型號(hào)： | ST40RA166XH6 |
| 廠商： | STMICROELECTRONICS |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 166 MHz, RISC PROCESSOR, PBGA372 |
| 封裝： | 27 X 27 MM, 2.33 MM HEIGHT, PLASTIC, BGA-372 |
| 文件頁(yè)數(shù)： | 29/92頁(yè) |
| 文件大?。?/td> | 2129K |
| 代理商： | ST40RA166XH6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
5 System configuration
ST40RA
35/92
5.8.1
Memory bridge control signals
Each memory bridge has seven control signals as defined in Table 13.
5.8.2
Memory bridge status
The memory bridge control signals are looped back to the ST40RA comms subsystem SYS_STAT1
register for test purposes. The format of this read-only register is shown in Section 5.9.4.1:
5.8.3
Changing control of a memory bridge
At reset all these bridges are set to be synchronous. After reset and boot the function of these
memory bridges can be changed. See Section 5.9.4: SYSCONF registers on page 39. The
procedure for changing the control of a memory bridge is given below.
1
Ensure no initiators are accessing the subsystem the bridge is connected to and ensure the
subsystem cannot initiate any requests to the SuperHyway.
2
Stop the clock to the subsystem.
3
Change the memory bridge configuration using the SYS_CONF.SYS_CON1 register as
detailed in Table 13.
4
Restart the clock to the subsystem and reinitialize the system.
Table 13: Memory bridge control signals
Bridge control bit field
Control name
Control function
1:0
MODE[1:0]
00: Sync (bypass) bridge
01: Semisync with no retime registers
10: Semisync with one retime register
11: Async with two retime registers
4:2
LATENCY[2:0]
Sets FIFO latency from 0 to 7 cycles.
5
SW_RESET
0: Software reset inactive
1: Software reset active
6
STROBE
The above control signals are latched in the bridge on the rising
edge of this strobe bit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST485BD | IC MAX 7000 CPLD 64 100-TQFP |
| ST485C | IC MAX 7000 CPLD 64 44-TQFP |
| ST485X | IC MAX 7000 CPLD 128 100-TQFP |
| ST486DX2-100GS | MAX 3000A CPLD 128 MC 100-TQFP |
| ST486DX2-50GS | MAX 3000A CPLD 32 MC 44-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST40RA166XH6/TR | 制造商:STMicroelectronics 功能描述: |
| ST40RA200XH6 | 制造商:STMicroelectronics 功能描述: |
| ST40RA200XH6E | 制造商:STMicroelectronics 功能描述: |
| ST40RP | 功能描述:兩端交流開(kāi)關(guān)元件 ST40RP RoHS:否 制造商:STMicroelectronics 轉(zhuǎn)折電流 VBO:45 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-23 封裝:Reel |
| ST40-TOOLSET/WIN | 制造商:STMicroelectronics 功能描述:ST40-TOOLSET/WIN - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。