- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299927 > SST49LF008C-33-4C-NHE 1M X 8 FLASH 3V PROM, 11 ns, PQCC32 PDF資料下載
參數(shù)資料
| 型號： | SST49LF008C-33-4C-NHE |
| 元件分類： | PROM |
| 英文描述： | 1M X 8 FLASH 3V PROM, 11 ns, PQCC32 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MS-016AE, LCC-32 |
| 文件頁數(shù)： | 7/36頁 |
| 文件大?。?/td> | 509K |
| 代理商： | SST49LF008C-33-4C-NHE |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Advance Information
4 Mbit / 8 Mbit LPC Serial Flash
SST49LF004C / SST49LF008C
15
200 Silicon Storage Technology, Inc.
S71292-00-000
1/06
Abort Mechanism
If LFRAME# is driven low for one or more clock cycles after
the start of a bus cycle, the cycle will be terminated. The
host may drive the LAD[3:0] with ‘1111b’ (ABORT nibble) to
return the interface to ready mode. The ABORT only
affects the current bus cycle. For a multi-cycle command
sequence, such as the Erase or Program commands,
ABORT doesn’t interrupt the entire command sequence,
only the current bus cycle of the command sequence. The
host can re-send the bus cycle for the aborted command
and continue the command sequence after the device is
ready again.
Response to Invalid Fields for
Firmware Memory Cycle
During an on-going Firmware Memory bus cycle, the
SST49LF00xC will not explicitly indicate that it has received
invalid field sequences. The response to specific invalid
fields or sequences is described as follows:
ID mismatch: If the IDSEL field does not match ID[3:0],
the device will ignore the cycle. See “Multiple Device Selec-
tion for Firmware Memory Cycle” on page 16 for details.
Address out of range: The address sequence is 7
fields long (28 bits) with Firmware Memory bus cycles.
Only some of the address fields bits are decoded by the
SST49LF00xC
devices.
SST49LF004c
decodes
A0
through A18 and A22, and SST49LF008C decodes A0
through A19 and A22. Address A22 has the special function
of directing reads and writes to the flash core (A22=1) or to
the register space (A22=0).
Invalid MSIZE field: If the SST49LF00xC receives an
invalid size field during a Firmware Memory Read or Write
operation, the device will reset and no operation will be
attempted. The device will not generate any kind of
response in this situation. The SST49LF00xC will only
respond to values listed in Table 6.
Once valid START, IDSEL, and MSIZE are received, the
SST49LF00xC will always complete the bus cycle. How-
ever, if the device is busy performing a flash Erase or Pro-
gram operation, no new internal memory Write will be
executed. As long as the states of LAD[3:0] and LFRAME#
are known, the response of the ST49LF00xC to signals
received during the cycle is predictable.
Non-boundary-aligned address: The SST49LF00xC
accepts multi-byte transfers for both Read and Write opera-
tions. The device address space is divided into uniform
page sizes 2, 4, 16, or 128 bytes wide, according to the
MSIZE value (see Table 6). The host issues only one
address in the MADDR field of the Firmware Memory
Cycle, but multiple bytes are read from or written to the
device. For this reason the MADDR address should be
page boundary-aligned. This means the address should be
aligned to a Word boundary (A0 = 0) for a 2-byte transfer, a
double Word boundary (e.g. A0 = 0, A1 = 0) for a 4-byte
transfer, and so on. If the address supplied by the host is
not page boundary-aligned, the SST49LF00xC will force a
boundary alignment, starting the multi-byte Read or Write
operation from the lower byte of the addressed page.
TABLE
6: VALID MSIZE FIELD VALUES FOR
FIRMWARE MEMORY CYCLES
MSIZE
Direction
Size of Transfer
0000
R/W
1 Byte
0001
R/W
2 Byte
0010
R/W
4 Byte
0100
R
16 Byte
0111
R
128 Byte
T6.0 1292
相關PDF資料 |
PDF描述 |
|---|---|
| SSU-131MAT | SLIDE SWITCH, SP3T, LATCHED, 0.3A, 4VDC, SURFACE MOUNT-RIGHT ANGLE |
| SSU-121ART | SLIDE SWITCH, SPDT, LATCHED, 0.3A, 4VDC, SURFACE MOUNT-RIGHT ANGLE |
| SSW-102-22-F-D-VS | 4 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT, SOCKET |
| SSW-102-22-F-S-VS | 2 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT, SOCKET |
| SSW-102-22-G-D-VS | 4 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT, SOCKET |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SST49LF008C-33-4C-WHE | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:4 Mbit / 8 Mbit LPC Serial Flash |
| SST49LF016C | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:16 Mbit LPC Serial Flash |
| SST49LF016C-33-4C-EIE | 功能描述:閃存 16M (2Mx8) 33MHz 3.0-3.6V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| SST49LF016C-33-4C-EIE-T | 功能描述:閃存 3.0 to 3.6V 16Mbit LPC Firmware 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| SST49LF016C-33-4C-NHE | 功能描述:閃存 16M (2Mx8) 33MHz 3.0-3.6V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。