參數(shù)資料
型號(hào): SM532013011X4S6
元件分類: DRAM
英文描述: 1M X 32 FAST PAGE DRAM MODULE, 60 ns, SMA72
封裝: SIMM-72
文件頁(yè)數(shù): 2/24頁(yè)
文件大?。?/td> 177K
代理商: SM532013011X4S6
SM5320130UUXUUU
November 19, 1996
C
orporate Headquarters: 4305 Cushing Pkwy., Fremont, CA 94538, USA Tel:(510) 623-1231 Fax:(510) 623-1434 E-mail: info@smartm.com
Europe: 36 Linford Forum, Rockingham Dr., Linford Wood, Milton Keynes, MK14 6LY, UK Tel: + 44-1908 234030 Fax: + 44-1908-234191
Asia/Pacic: Suite 6A, 64 Canning Hwy., Victoria Park, Perth, WA 6106, Australia Tel: + 61-9-361-9705 Fax: + 61-9-361-9715
10
SMART
Modular Technologies
Notes:
1.
An initial pause of atleast 200
s is required after power-up followed by any eight RAS# cycles before device operation is
achieved.
2.
VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between
VIH(min) and VIL(max) and are assumed to be 5ns for all inputs.
3.
Measure with a load equivalent to 2 TTL(5V device)/1 TTL(3.3V device) loads and 100pF.
4.
Operation within the tRCD(max) limit ensures that tRAC(max) limit can be met; tRCD(max) is specied as a reference point
only. If tRCD is greater than the specied tRCD(max) limit, then access time is controlled exclusively by tCAC.
5.
Assumes that tRCD ≥ tRCD(max).
6.
This parameter denes the time at which the output achieves open circuit condition and is not referenced to VOH or VOL.
7.
tWCS is non restrictive operating parameter. It is included in the data sheet as electrical characteristic only. If tWCS
tWCS(min) the cycle is an early write cycle and the data out pin will remain at high impedance for the duration of the cycle.
8.
Either tRCH or tRRH must be satised for a read cycle.
9.
These parameters are referenced to the CAS# leading edge in early write cycles.
10. Operation within the tRAD(max) limit ensures that tRAC(max) can be met. tRAD(max) is specied as a reference point only.
If tRAD is greater than the specied tRAD(max) limit, then access time is controlled by tAA.
11. Access time is determined by the longer of tAA , tCAC or tACP.
12. tRASP denes RAS# pulse width in fast page mode cycles.
13. tAR, tWC, tDHR are referenced to tRAD(max).
相關(guān)PDF資料
PDF描述
SM5520TS-FREQ2 CRYSTAL OSCILLATOR, CLOCK, 33 MHz - 50 MHz, CMOS OUTPUT
SM5544MY-FREQ-T500 CRYSTAL OSCILLATOR, CLOCK, 0.8 MHz - 80 MHz, CMOS OUTPUT
SM5545TEV-25.0M OSC 3.3V SMT 5X3 CMOS
SM5545TSV-25.0M OSC 3.3V SMT 5X3 CMOS
SM5545TEV-66.667M OSC 3.3V SMT 5X3 CMOS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM5320A 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:5-channel Video Buffer with Built-in wideband LPF
SM5320AV 制造商:NPC 制造商全稱:Nippon Precision Circuits Inc 功能描述:5-channel Video Buffer with Built-in wideband LPF
SM532164094XLS6 制造商:SMART 功能描述:16M X 32 EDO DRAM MODULE, 60 ns, SMA72
SM532C685KBN240 制造商:AVX Corporation 功能描述:- Bulk
SM532-C-W1 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR SM532-C