
DATA SHEET
SKY13290-313LF SPDT SWITCH
Skyworks Solutions, Inc. Phone [781] 376-3000 Fax [781] 376-3100 sales@skyworksinc.com www.skyworksinc.com
2
August 9, 2010 Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice 200488E
Table 1. SKY13290-313LF Signal Descriptions
Pin #
Name
Description
Pin #
Name
Description
1
J2
RF input/output. According to the logic
voltage levels applied to the V1 and V2 pins,
this port is either connected to J1 using a
low insertion loss path or isolated from J1
(Note 1).
4
V2
DC control voltage input #2. The logic
voltage applied to this pin, along with the
voltage level applied to the V1 pin,
determines the states of the RF paths
between J1/J2 and J1/J3.
2
GND
Ground. Equipotential port, internal circuit
common, which must connected to the PCB
ground or common using the lowest
possible impedance.
5
J1
RF input/output. According to the logic
voltage levels applied to the V1 and V2 pins,
this port is either connected to J2 or to J3
using a low insertion loss path and isolated
from the other RF port (Note 1).
3
J3
RF input/output. According to the logic
voltage levels applied to the V1 and V2 pins,
this port is either connected to J1 using a
low insertion loss path or isolated from J1
(Note 1).
6
V1
DC control voltage input #1. The logic
voltage applied to this pin, along with the
voltage level applied to the V2 pin,
determines the states of the RF paths
between J1/J2 and J1/J3.
Note 1: A 47 pF blocking capacitor is required for >500 MHz operation. Use larger value capacitors for lower frequency operation.
Table 2. SKY13290-313LF Absolute Maximum Ratings
Parameter
Symbol
Minimum
Typical
Maximum
Units
Control voltage
VCTL
0
+10
V
RF input power (VCTL > 0.9 GHz)
PIN
+43.5
dBm
Operating temperature
TOP
–40
+85
°C
Storage temperature
TSTG
–65
+150
°C
Note:
Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other
parameters set at or below their nominal value.
CAUTION: Although this device is designed to be as robust as possible, Electrostatic Discharge (ESD) can damage this device. This device
must be protected at all times from ESD. Static charges may easily produce potentials of several kilovolts on the human body
or equipment, which can discharge without detection. Industry-standard ESD precautions should be used at all times.
Technical Description
The SKY13290-313LF is controlled using two voltage inputs, V1
and V2 (pins 6 and 4, respectively). Depending on the voltage
level applied to these pins, the common RF port (J1) is connected
to one of two RF ports (J2 or J3) using a low insertion loss path,
while the path between J1 and the other RF port is in its isolation
state.
When the control voltages are toggled, the states between J1 and
J2, as well as J1 and J3, are also toggled.
Electrical and Mechanical Specifications
The absolute maximum ratings of the SKY13290-313LF are
provided in Table 2. Electrical specifications are provided in
Table 3 and the operating characteristics are specified in Table 4.
Typical performance characteristics of the SKYA13270-92LF are
illustrated in Figures 3 through 6.
The state of the SKY13290-313LF is determined by the logic
provided in Table 5.