參數(shù)資料
型號(hào): SCD243110QCD
廠商: INTEL CORP
元件分類(lèi): 微控制器/微處理器
英文描述: 4 CHANNEL(S), 134.4K bps, SERIAL COMM CONTROLLER, PQFP100
封裝: METRIC, QFP-100
文件頁(yè)數(shù): 98/186頁(yè)
文件大?。?/td> 2204K
代理商: SCD243110QCD
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)當(dāng)前第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)
Advanced Multi-Protocol Communications Controller — CD2431
Datasheet
19
TXCOUT/DTR*
[0–3]
55, 59, 64,
68
O
TRANSMIT CLOCK OUT/DATA TERMINAL READY* [0–1]: This output can be
controlled automatically by the CD2431 to indicate a programmable threshold
has been reached in the receive FIFO. It can also be programmed to output the
transmit data clock. Following reset, this pin is high and stays high in Clock
mode until the transmit channel is enabled for the first time; after which it
remains active, independent of the state of the transmit enable. In all modes,
the clock transitions every bit time, even during idle fill in Asynchronous mode.
Data transitions are made on the negative-going edge of TXCOUT.
RXCOUT[0–3]
25, 32, 37,
47
O
RECEIVE CLOCK OUT [0–1]: This output provides a one-time bit rate clock for
the receive data in all modes, except when an input (RXCIN) one-time receive
clock is used. After reset, this pin is low until the channel is receive enabled for
the first time, after which it remains active, independent of the state of receive
enable. When in Asynchronous mode, the output only transitions while receiving
data and not during inter-character fill. The receive data is sampled on the
positive-going edge of this clock.
CTS*[0–3]
54, 58, 63,
67
I
CLEAR TO SEND* [0–1]: This input can be programmed to control the flow of
transmit data, for out-of-band flow control applications.
CD*[0–3]
85, 11, 18, 22
I
CARRIER DETECT* [0–1]: This pin is always visible in the MSVR register. The
CD input can be programmed to validate receive data.
TXCIN[0–3]
44, 48, 50,
52
I
TRANSMIT CLOCK [0–1]: This pin inputs the transmit clock to the bit rate
generator.
RXCIN[0–3]
43, 46, 49,
51
I
RECEIVE CLOCK [0–1]: This pin inputs the receive clock to the bit rate
generator.
DSR*[0–3]
53, 57, 61,
66
I
DATA SET READY* [0–1]: This pin is always visible in the MSVR register. The
DSR input can be programmed to validate receive data.
TXD[0–3]
39, 40, 41,
42
O
TRANSMIT DATA [0–1]: Serial data output for each channel.
RXD[0–3]
34, 35, 36,
38
I
RECEIVE DATA [0–1]: Serial data input for each channel.
BYTESWAP
31
I
BYTESWAP: This pin alters the byte ordering of data during certain 16-bit
transfers and changes the half of the data bus on which byte transfers are made
to comply with Intel or Motorola processor systems. BYTESWAP does not
alter the bus handshake signals. When the BYTESWAP pin is high, the byte of
A/D[0–7] precedes that of A/D[8–15] in a string of transmit or receive bytes;
when BYTESWAP is low, A/D[8–15] precedes A/D[0–7].
When the BYTESWAP pin is high, bytes are transferred on A/D[0–7] when A[0]
is low, and on A/D[8–15] when A[0] is high. When BYTESWAP is low, bytes are
transferred on A/D[8–15] when A[0] is low, and A/D[0–7] when A[0] is high. A
different register map is used, depending on the state of this pin.
Byteswap Byte Alignment
0
Motorola byte alignment
1
Intel byte alignment
VDD
8, 45, 79, 96
POWER
GND
2, 20, 62, 70,
82, 99
GROUND
Table 1.
Pin Descriptions (Sheet 3 of 3)
Symbol
Pin
Number
Type
Description
相關(guān)PDF資料
PDF描述
SCG2500AI-019.44M 51.84 MHz, OTHER CLOCK GENERATOR, DSO14
SCG4525 4000/14000/40000 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), DSO18
SCN2641CC1A28 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC28
SCN2681TC1A44A 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44
SCN68562C2N48 2 CHANNEL(S), 4M bps, MULTI PROTOCOL CONTROLLER, PDIP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCD248110QCD 功能描述:IC 4CH WAN COMMUN CTRL 100QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類(lèi)型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱(chēng):Q6396337A
SCD24H 制造商:ZOWIE 制造商全稱(chēng):Zowie Technology Corporation 功能描述:Schottky Barrier Diode
SCD24L 制造商:ZOWIE 制造商全稱(chēng):Zowie Technology Corporation 功能描述:SURFACE MOUNT LOW VF SCHOTTKY BARRIER RECTIFIER
SCD24LH 制造商:ZOWIE 制造商全稱(chēng):Zowie Technology Corporation 功能描述:Schottky Barrier Diode
SCD255K851A3L28-A 制造商:Cornell Dubilier Electronics 功能描述:CAPACITOR PP MODULE, 2.5UF, 850V, Product Range:CORNELL DUBILIER - SCD Series, C 制造商:Cornell Dubilier Electronics 功能描述:FILM CAPACITOR