參數(shù)資料
型號: SC16IS762IPW
廠商: NXP Semiconductors N.V.
元件分類: 連接器件
英文描述: Dual UART with I2C-bus-SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
封裝: SC16IS752IBS<SOT617-1 (HVQFN32)|<<http://www.nxp.com/packages/SOT617-1.html<1<Always Pb-free,;SC16IS752IBS<SOT617-1 (HVQFN32)|<<http://www.nxp.com/packages/SOT617-1.html&
文件頁數(shù): 6/60頁
文件大?。?/td> 356K
代理商: SC16IS762IPW
SC16IS752_SC16IS762
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 8 — 1 September 2011
6 of 60
NXP Semiconductors
SC16IS752; SC16IS762
Dual UART with I
2
C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
6.2 Pin description
Table 2.
Symbol
Pin description
Pin
TSSOP28
10
Type
Description
HVQFN32
7
CS/A0
I
SPI chip select or I
2
C-bus device address select A0. If SPI configuration
is selected by I2C/SPI pin, this pin is the SPI chip select pin
(Schmitt-trigger active LOW). If I
2
C-bus configuration is selected by
I2C/SPI pin, this pin along with A1 pin allows user to change the device’s
base address.
To select the device address, please refer to
Table 32
.
UART clear to send (active LOW), channel A. A logic 0 (LOW) on the
CTSA pin indicates the modem or data set is ready to accept transmit
data from the SC16IS752/SC16IS762. Status can be tested by reading
MSR[4]. This pin only affects the transmit and receive operations when
Auto-CTS function is enabled via the Enhanced Features Register
EFR[7] for hardware flow control operation.
UART clear to send (active LOW), channel B. A logic 0 on the CTSB pin
indicates the modem or data set is ready to accept transmit data from the
SC16IS752/SC16IS762. Status can be tested by reading MSR[4]. This
pin only affects the transmit and receive operations when Auto-CTS
function is enabled via the Enhanced Features Register EFR[7] for
hardware flow control operation.
I
2
C-bus or SPI interface select. I
2
C-bus interface is selected if this pin is
at logic HIGH. SPI interface is selected if this pin is at logic LOW.
Interrupt (open-drain, active LOW). Interrupt is enabled when interrupt
sources are enabled in the Interrupt Enable Register (IER). Interrupt
conditions include: change of state of the input pins, receiver errors,
available receiver buffer data, available transmit buffer space, or when a
modem status flag is detected. An external resistor (1 k
for 3.3 V,
1.5 k
for 2.5 V) must be connected between this pin and V
DD
.
SPI data input pin or I
2
C-bus device address select A1. If SPI
configuration is selected by I2C/SPI pin, this is the SPI data input pin. If
I
2
C-bus configuration is selected by I2C/SPI pin, this pin along with the
A0 pin allows user to change the slave base address. To select the
device address, please refer to
Table 32
.
SPI data output pin. If SPI configuration is selected by I2C/SPI pin, this is
a 3-stateable output pin. If I
2
C-bus configuration is selected by the
I2C/SPI pin, this pin is undefined and must be left as not connected.
I
2
C-bus or SPI input clock.
I
2
C-bus data input/output, open-drain if I
2
C-bus configuration is selected
by I2C/SPI pin. If SPI configuration is selected, this is not used and must
be connected to V
SS
.
Programmable I/O pin or modem DSRB
[1]
Programmable I/O pin or modem DTRB
[1]
Programmable I/O pin or modem CDB
[1]
Programmable I/O pin or modem RIB
[1]
Programmable I/O pin or modem DSRA
[2]
Programmable I/O pin or modem DTRA
[2]
Programmable I/O pin or modem CDA
[2]
Programmable I/O pin or modem RIA
[2]
CTSA
2
31
I
CTSB
16
15
I
I2C/SPI
9
6
I
IRQ
15
14
O
SI/A1
11
8
I
SO
12
9
O
SCL/SCLK
SDA
13
14
10
11
I
I/O
GPIO0/DSRB
GPIO1/DTRB
GPIO2/CDB
GPIO3/RIB
GPIO4/DSRA
GPIO5/DTRA
GPIO6/CDA
GPIO7/RIA
18
19
20
21
25
26
27
28
17
18
19
20
24
25
26
27
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
相關(guān)PDF資料
PDF描述
SC5R5153Z 2.7V/2.0F Primary or back-up power supply for video, audio
SC5R5222Z SWITCH DIP,SPST,10-POS,20-PIN STANDARD,SLIDE RAISED,50VDC
SC5R5332Z High capacitance and low resistance for long cycle life applications
SC5R5303Z High capacitance and low resistance for long cycle life applications
SC5R5403Z CABLE ASSEMBLY,RG58/U,50&apos;, BNC TO BNC,50 OHM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC16IS762IPW,112 功能描述:UART 接口集成電路 DUAL UART 64BYTE RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16IS762IPW,128 功能描述:UART 接口集成電路 I2C/SPI-UARTBRIDGE RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16IS762IPW112 制造商:NXP Semiconductors 功能描述:IC DUAL UART FIFO 5MBPS 3.6V TSSOP28
SC16IS762IPW-F 功能描述:UART 接口集成電路 I2C/SPI-UARTBRIDGE W/IRDA AND GPIO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16IS762IPW-S 功能描述:IC UART DUAL I2C/SPI 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - UART(通用異步接收器/發(fā)送器) 系列:- 標準包裝:250 系列:- 特點:* 通道數(shù):2,DUART FIFO's:16 字節(jié) 規(guī)程:RS232,RS485 電源電壓:2.25 V ~ 5.5 V 帶并行端口:- 帶自動流量控制功能:是 帶IrDA 編碼器/解碼器:是 帶故障啟動位檢測功能:是 帶調(diào)制解調(diào)器控制功能:是 帶CMOS:是 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP(7x7) 包裝:托盤 其它名稱:XR16L2551IM-F-ND