參數(shù)資料
型號(hào): SC16C850LIB
廠商: NXP Semiconductors N.V.
元件分類: 收發(fā)器
英文描述: 1.8 V single UART, 5 Mbit-s (max.) with 128-byte FIFOs, infrared (IrDA) and 16 mode or 68 mode parallel bus interface
封裝: SC16C850LIB<SOT313|<<<1<Always Pb-free,;SC16C850LIB<SOT313|<<<1<Always Pb-free,;SC16C850LIB<SOT313|<<<1<Always Pb-free,;SC16C850LIBS<SOT617-1 (HVQFN3
文件頁數(shù): 7/55頁
文件大?。?/td> 1029K
代理商: SC16C850LIB
SC16C850L
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 5 — 1 February 2011
7 of 55
NXP Semiconductors
SC16C850L
1.8 V single UART with 128-byte FIFOs and IrDA encoder/decoder
D0
D1
D2
D3
D4
D5
D6
D7
INT
(IRQ)
F4
E4
F5
E5
F6
E6
D6
D5
-
29
30
31
32
1
3
4
5
20
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
Data bus (bidirectional).
These pins are the 8-bit, 3-state data bus for
transferring information to or from the controlling CPU. D0 is the least
significant bit and the first data bit in a transmit or receive serial data stream.
When 16/68 pin is at logic 1 or unconnected, this output becomes active HIGH
interrupt output. The output state is defined by the user through the software
setting of MCR[5]. INT is set to the active mode when MCR[5] is set to a
logic 1. INT is set to the open-source mode when MCR[5] is set to a logic 0.
When 16/68 pin is at logic 0, this output becomes device interrupt output
(active LOW, open-drain). An external pull-up resistor to V
DD
is required.
Interrupt output (active HIGH).
The output state is defined by the user
through the software setting of MCR[5]. INT is set to the active mode when
MCR[5] is set to a logic 1. INT is set to the open-source mode when MCR[5] is
set to a logic 0.
When 16/68 pin is at logic 1, this input becomes the read strobe (active LOW).
When 16/68 pin is at logic 0, this input pin is not used and should be
connected to V
DD
.
Read strobe (active LOW).
When 16/68 pin is at logic 1 or unconnected, this input becomes the write
strobe (active LOW).
When 16/68 pin is at logic 0, this input becomes read strobe when it is at logic
HIGH, and write strobe when it is at logic LOW.
Write strobe (active LOW).
Low Power.
When asserted (active HIGH), the device immediately goes into
low power mode. The oscillator is shut-off and some host interface pins are
isolated from the host’s bus to reduce power consumption. The device only
returns to normal mode when the LOWPWR pin is de-asserted. On the
negative edge of a de-asserting LOWPWR signal, the device is automatically
reset and all registers return to their default reset states. This pin has an
internal pull-down resistor, therefore, it can be left unconnected (refer to
Section 6.12 “Low power feature”
).
Master Reset.
When 16/68 pin is at logic 1 or unconnected, this input
becomes the RESET pin (active HIGH).
When 16/68 pin is at logic LOW, this input pin becomes RESET (active LOW).
(See
Section 7.23 “SC16C850L external reset condition and software reset”
for initialization details.)
Reset input (active HIGH).
See
Section 7.23 “SC16C850L external reset
condition and software reset”
for initialization details.
Ring Indicator (active LOW).
A logic 0 on this pin indicates the modem has
received a ringing signal from the telephone line. A logic 1 transition on this
input pin will generate an interrupt if modem status interrupt is enabled. Status
can be tested by reading MCR[6].
INT
D1
-
O
IOR
(V
DD
)
-
14
I
IOR
IOW
(R/W)
A3
-
-
12
I
I
IOW
LOWPWR
B4
B5
-
9
I
I
RESET
(RESET)
-
23
I
RESET
F1
-
I
RI
F3
27
I
Table 2.
Symbol
Pin description
…continued
Pin
TFBGA36
HVQFN32
Type
Description
相關(guān)PDF資料
PDF描述
SC16C850LIBS 1.8 V single UART, 5 Mbit-s (max.) with 128-byte FIFOs, infrared (IrDA) and 16 mode or 68 mode parallel bus interface
SC16C850LIET 1.8 V single UART, 5 Mbit-s (max.) with 128-byte FIFOs, infrared (IrDA) and 16 mode or 68 mode parallel bus interface
SC16C850SVIBS 1.8 V single UART, 20 Mbit-s (max.) with 128-byte FIFOs, infrared (IrDA), and XScale VLIO bus interface
SC16C850VIBS 1.8 V single UART, 5 Mbit-s (max.) with 128-byte FIFOs, infrared (IrDA), and XScale VLIO bus interface
SC16C852LIB 1.8 V dual UART, 5 Mbit-s (max.) with 128-byte FIFOs, infrared (IrDA) and 16 mode or 68 mode bus interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC16C850LIB,128 制造商:NXP Semiconductors 功能描述:
SC16C850LIB,151 制造商:NXP Semiconductors 功能描述:
SC16C850LIB,157 制造商:NXP Semiconductors 功能描述:
SC16C850LIBS 功能描述:UART 接口集成電路 1.8V 1 CH UART 128B FIFO 5MBPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
SC16C850LIBS,115 功能描述:UART 接口集成電路 1.8V 1 CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel