- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372115 > SAA7710T (NXP Semiconductors N.V.) High Quality Audio-Performance Digital Add-On Processor For Digital Sound Systems.(應(yīng)用在數(shù)字聲音系統(tǒng)的高品質(zhì)音頻性能數(shù)字附加處理器) PDF資料下載
參數(shù)資料
| 型號： | SAA7710T |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | High Quality Audio-Performance Digital Add-On Processor For Digital Sound Systems.(應(yīng)用在數(shù)字聲音系統(tǒng)的高品質(zhì)音頻性能數(shù)字附加處理器) |
| 中文描述： | 高品質(zhì)音頻高性能數(shù)字加到了數(shù)字音響系統(tǒng)。（應(yīng)用在數(shù)字聲音系統(tǒng)的高品質(zhì)音頻性能數(shù)字附加處理器處理器） |
| 文件頁數(shù)： | 12/28頁 |
| 文件大?。?/td> | 187K |
| 代理商： | SAA7710T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
1998 Mar 13
12
Philips Semiconductors
Product specification
Dolby* Pro Logic Surround;
Incredible Sound
SAA7710T
Fig.10 Acknowledge on the I
2
C-bus.
handbook, full pagewidth
MLC163
data output
from receiver
SCL from
master
S
START condition
1
2
7
8
9
clock pulse for
acknowledgement
acknowledge
not acknowledge
data output
from transmitter
I
2
C-
BUS FORMAT
Addressing
Before any data is transmitted on the I
2
C-bus, the device
which should respond is addressed first. The addressing is
always done with the first byte transmitted after the START
procedure.
Slave address (pin A0)
The chip acts as a slave receiver or a slave transmitter.
Therefore the clock signal SCL is only an input signal.
The data signal SDA is a bidirectional line. The chip slave
address is shown in Table 2.
The sub address bit A0 corresponds to the hardware
address pin A0 which allows the device to have 1 of 2
different addresses.
Write cycles
The I
2
C-bus configuration for a write cycle is shown in
Fig 12. The write cycle is used to write in the input selector
control register and to initialise or update coefficient
values.
The data length is 2 bytes or 3 bytes depending of the
accessed memory. If the Y-memory is addressed the data
length is 2 bytes, in case of the X-memory the length is
3 bytes. The slave receiver detects the address and
adjusts the bytes accordingly.
Read cycles
The I
2
C-bus configuration for a Read cycle is shown in
Fig 13. The read cycle is used to read data values from
XRAM or YRAM.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7715AH | Digital Signal Processor |
| SAA7715 | Digital Signal Processor |
| SAA7715H | Digital Signal Processor |
| SAA7740 | Digital Audio Processing IC DAPIC |
| SAA7740H | Digital Audio Processing IC DAPIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7710T/N104 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dolby* Pro Logic Surround; Incredible Sound |
| SAA7712 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Sound effects DSP |
| SAA7712H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Sound effects DSP |
| SAA7715 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Signal Processor |
| SAA7715H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。