參數(shù)資料
型號(hào)： SAA7381
廠商： NXP SEMICONDUCTORS
元件分類(lèi)： 消費(fèi)家電
英文描述： ATAPI CD-R block decoder
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP144
文件頁(yè)數(shù)： 12/108頁(yè)
文件大小： 380K
代理商： SAA7381
1997 Aug 12
12
Philips Semiconductors
Objective specification
ATAPI CD-R block decoder
SAA7381
6.1
Detailed description of pin functions
Table 1
Q and R-W input/output subcode connections (4 pins)
Table 2
I
2
S-bus multimedia audio output (5 pins)
Table 3
I
2
S-bus connections to CD engine (6 pins)
SYMBOL
DESCRIPTION
COMMENT
SFSY
3-wire subcode sync
input subcode frame sync for receiving 3-wire subcode; output
subcode frame sync for transmitting 3-wire subcode
output bit clock for receiving 3-wire subcode; input bit clock for
transmitting 3-wire subcode
configurable for 3-wire or Philips V4 subcode mode; can use either
RCK or WSI1 as clock references with appropriate dividers
RCK
3-wire subcode clock
SUBI
Q and R-W subcode input
SYMBOL
DESCRIPTION
COMMENT
MCK
256f
s
or 384f
s
clock for
multimedia master
clock/IEC 958 clock or
divided system clock for
CD-DSP
I
2
S-bus bit clock
Clock reference input pin when interface is in a master mode; a
programmable divider is provided. This pin is also configurable as a
programmable clock output intended as a clock reference for a
CD-DSP. Should be pulled up if not in use.
SCK2
This is used for master and slave I
2
S-bus application as both modes
are needed. For instance, the Philips multimedia CODEC is an I
2
S-bus
slave, hence this must be a master interface. When driving some
DACs, this interface can be a slave.
word select strobe either master or slave
I
2
S-bus multimedia data
WS2
SDO2
I
2
S-bus left/right strobe
I
2
S-bus data to DAC/video
decoder
IEC 958 output
IECO
the IEC 958 output combines multimedia data and Q-W subcode
SYMBOL
DESCRIPTION
I
2
S-bus bit clock
COMMENT
SCKI1
this is a separate clock to the multimedia bit clock as this rate is
derived from the disc linear velocity
WSI1
SDI1
C2P0
I
2
S-bus left/right strobe
I
2
S-bus data from CD-DSP
CD C2 error corrector flag
from ERCO
CD error corrector flags and
absolute time sync
these flags are used to indicate errors from second layer correction to
the ERCO
The absolute time sync is used in the CD input process for playing
‘Red Book’ discs; the error corrector status is also read in from this
signal, to provide an indication of C1 and C2 performance for CD-RW
applications.
CFLG
相關(guān)PDF資料
PDF描述
SAA7382GP Error correction and host interface IC for CD-ROM ELM
SAA7382 Error correction and host interface IC for CD-ROM ELM
SAA7390 High performance Compact Disc-Recordable CD-R controller
SAA7390GP High performance Compact Disc-Recordable CD-R controller
SAA7501WP ARD/ZDF NR.3R1 DIGITAL DECODER|LDCC|68PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7382 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM
SAA7382GP 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM
SAA7384 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Terrestrial digital sound decoder for conventional intercarrier PLL-IF systems
SAA7385 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM SEQUOIA
SAA7385GP 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM SEQUOIA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*