
2000 Nov 17
5
Philips Semiconductors
Preliminary specification
1394 SBP-2 link layer controller
SAA7356HL
6
PIN CONFIGURATION
SYMBOL
PIN
TYPE
(1)
DESCRIPTION
MICRO_ADDR[0]
MICRO_ADDR[1]
MICRO_ADDR[2]
MICRO_ADDR[3]
V
DD1(P)
V
SS1(P)
MICRO_ADDR[4]
MICRO_ADDR[5]
MICRO_ADDR[6]
MICRO_ADDR[7]
V
DD2(P)
V
SS2(P)
DMA_DATA[15]
DMA_DATA[14]
DMA_DATA[13]
DMA_DATA[12]
DMA_DATA[11]
DMA_DATA[10]
V
DD1(C)
V
SS1(C)
DMA_DATA[9]
DMA_DATA[8]
DMA_DATA[7]
DMA_DATA[6]
DMA_DATA[5]
DMA_DATA[4]
DMA_DATA[3]
DMA_DATA[2]
V
SS3(P)
V
DD3(P)
DMA_DATA[1]
DMA_DATA[0]
DMA_REQ
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
I
I
I
I
S
S
I
I
I
I
S
S
I /O
I /O
I /O
I /O
I /O
I /O
S
S
I /O
I /O
I /O
I /O
I /O
I /O
I /O
I /O
S
S
I /O
I /O
O
microcontroller address input (bit 0); note 2
microcontroller address input (bit 1); note 2
microcontroller address input (bit 2); note 2
microcontroller address input (bit 3); note 2
supply voltage 1 for periphery
ground 1 for periphery
microcontroller address input (bit 4); note 2
microcontroller address input (bit 5); note 2
microcontroller address input (bit 6); note 2
microcontroller address input (bit 7); note 2
supply voltage 2 for periphery
ground 2 for periphery
DMA data input/output (bit 15); note 3
DMA data input/output (bit 14); note 3
DMA data input/output (bit 13); note 3
DMA data input/output (bit 12); note 3
DMA data input/output (bit 11); note 3
DMA data input/output (bit 10); note 3
supply voltage 1 for core
ground 1 for core
DMA data input/output (bit 9); note 3
DMA data input/output (bit 8); note 3
DMA data input/output (bit 7); note 3
DMA data input/output (bit 6); note 3
DMA data input/output (bit 5); note 3
DMA data input/output (bit 4); note 3
DMA data input/output (bit 3); note 3
DMA data input/output (bit 2); note 3
ground 3 for periphery
supply voltage 3 for periphery
DMA data input/output (bit 1); note 3
DMA data input/output (bit 0); note 3
DMA request signal output in slave mode (acknowledge in master/ATA mode)
(may be configured for active HIGH or active LOW)
DMA acknowledge signal input in slave mode (request in master/ATA mode)
(may be configured for active HIGH or active LOW)
ground 2 for core
supply voltage 2 for core
DMA read strobe input/output (may be configured for active HIGH or active
LOW)
DMA_ACK
34
I
V
SS2(C)
V
DD2(C)
DMA_READ
35
36
37
S
S
I /O