參數(shù)資料
型號: SAA7356HL
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 1394 SBP-2 link layer controller
中文描述: 1 CHANNEL(S), SERIAL COMM CONTROLLER, PQFP80
封裝: PLASTIC, QFP-80
文件頁數(shù): 12/36頁
文件大?。?/td> 157K
代理商: SAA7356HL
2000 Nov 17
12
Philips Semiconductors
Preliminary specification
1394 SBP-2 link layer controller
SAA7356HL
7.4.2
H
ITACHI
H8
INTERFACE
In this mode, the address and data buses are
non-multiplexed. The address bus is connected directly to
the MICRO_ADDR pins and the data bus is connected
directly onto the MICRO_DATA pins.
TheMICRO_CSpinmustbeassertedbeforetheassertion
of the MICRO_READ pin. The SAA7356HL will stop
driving the microcontroller data bus when either the
MICRO_CS pin or the MICRO_READ pin are negated.
The H8 microcontroller supports wait states. The timing is
shown in Fig.6. Note that the MICRO_WAIT pin must be
low during the falling edge of the (H8) CLK during state T2.
Since the relationship between the SAA7356HL and the
H8 clock is unknown the MICRO_WAIT pin is asserted low
when the MICRO_READ and the MICRO_CS are
asserted. The SAA7356HL will de-assert the
MICRO_WAIT line once the data is ready for transfer.
7.4.3
NEC V851
INTERFACE SUPPORT
The most important timing information for this
microcontroller is given in Fig.7.
The MICRO_WAIT line must be low during the falling edge
of the (V851) CLK during state T2: this is the same
requirement as the H8. Instead of a MICRO_READ and a
MICRO_WRITE signal the V851 uses a R/W and DSTB
signal. The address lines are time multiplexed and should
be latched using the ASTB signal.
7.5
Interrupt handling
The SAA7356HL may use interrupts to communicate with
the microcontroller. The microcontroller will read from the
CmdToMicro
register to find the interrupt reason.
If parameters are required with the command then this is
implied in the command byte.These parameters may then
be read from the SAA7356HL RAM using the
RAM.Offset
and the
RAM.Next
registers.
7.6
Address map for the SAA7356HL
The address mapping for the 4-bit, 8-bit and 16-bit
addressing modes is given in Table 1.
Table 1
Big-endian register map for the SAA7356HL
ADDRESS
MNEMONIC
COMMENT
4-BIT
8-BIT
16-BIT
0
1
9C
9D
FF90
FF91
Reserved
InterruptEnable
reserved
enables the
InterruptReason
to assert the
microcontroller interrupt line
InterruptReason provides the interrupt sources
CmdFromMicro
command byte channel from the microcontroller to the
SAA7356HL
CmdToMicro
command byte from the SAA7356HL to the
microcontroller
Sbp2Start
used to complete the SAA7356HL initialization sequence
InterruptSet
allows setting of the flags in the
InterruptReason
register
Reserved
reserved
2
3
9E
9F
FF92
FF93
4
BC
FFB0
5
6
7 to B
BD
BE
BF, DC to DF
FFB1
FFB2
FFB3,
FFD0 to FFD3
FFF0
FFF1
FFF2
C
D
E
FC
FD
FE
RAM.OffsetB
RAM.OffsetA
RAM.Next
High-byte of the offset address
Low-byte for the offset address
RAM access register: forces a post-increment of the
RAM.Offset
address
RAM access register: no modification to the
RAM.Offset
address
F
FF
FFF3
RAM.Current
相關(guān)PDF資料
PDF描述
SAA7360GPB Analog-to-Digital Converter, 18-Bit
SAA7366TD-T Analog-to-Digital Converter, 18-Bit
SAA7360 Bitstream conversion ADC for digital audio systems
SAA7360GP Bitstream conversion ADC for digital audio systems
SAA7366 Bitstream conversion ADC for digital audio systems
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7360 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems
SAA7360GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems
SAA7360GPB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 18-Bit
SAA7366 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems
SAA7366T 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems