參數(shù)資料
型號(hào): SAA7346
廠商: NXP Semiconductors N.V.
英文描述: Shock absorbing RAM addresser
中文描述: 減震內(nèi)存發(fā)件人
文件頁(yè)數(shù): 8/24頁(yè)
文件大?。?/td> 113K
代理商: SAA7346
July 1994
8
Philips Semiconductors
Preliminary specification
Shock absorbing RAM addresser
SAA7346
Table 2
Command register flag functions.
COMMAND
DESCRIPTION
Flush
Flush, when set, will empty the FIFO, reset the read and write pointer addresses. Then writing will
resume to the FIFO. Flag reset automatically.
Bypass, when set, will power down the SAA7346. The I
2
S interface passes input to output directly.
The parallel interface port controls RAS, CAS, WE and OE which are pulled HIGH. KILL passes
directly to KILLOUT. When exiting by-pass mode the FIFO is automatically flushed.
Echo, when set, will cause the FIFO contents to be continuously played until the correct position is
found again.
Jump busy, when set, indicates a jump is being preformed. The OTD shock detector input will be
disabled. After the jump has finished the flag should be reset by a write.
OTD polarity enable. Enables the polarity of the OTD input to be switched from active HIGH set,
active LOW not set.
Enable rotational shock detection, when set, will detect shocks whenever the decoder rolls out of its
internal FIFO.
Microcontroller shock detected is set when the microcontroller has detected a shock.
Position Found Back, when set, indicates that the microcontroller has found the absolute time frame
after a shock or hold cycle. The audio data will sew together and the flag reset automatically.
Bypass
Echo
jmp_bz
otd_p
e_rot_sd
μ
Csd
PFB
Fig.6 Microcontroller WRITE timing.
handbook, full pagewidth
B7
B6
B5
B4
B3
B2
B1
B0
SICL
SILD
SIDA
MGB433
Writing operation sequence:
SILD is held HIGH by the microcontroller.
Microcontroller data is clocked into the internal
command register on the LOW-to-HIGH clock transition
of SICL.
SILD is pulled LOW by the microcontroller to latch-in
data to the command register.
SICL and SILD are pulled HIGH by the microcontroller
to indicate that communications have finished.
R
EADING STATUS OF
SAA7346
The SAA7346 has a status register shown in Table 1. This
can be read via the microcontroller interface shown in
Fig.7. The internal status signals are made available on
the SIDA pin and are shown in Table 3.
相關(guān)PDF資料
PDF描述
SAA7346H Shock absorbing RAM addresser
SAA7348GP All Compact Disc Engine ACE
SAA7350 20-BIT INPUT BITSTREAM CONVERSION DAC FOR DIGITAL AUDIO SYSTEMS
SAA7356HL 1394 SBP-2 link layer controller
SAA7360GPB Analog-to-Digital Converter, 18-Bit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7346H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Shock absorbing RAM addresser
SAA7348GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:All Compact Disc Engine ACE
SAA7350 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-BIT INPUT BITSTREAM CONVERSION DAC FOR DIGITAL AUDIO SYSTEMS
SAA7356HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 SBP-2 link layer controller
SAA7360 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems