- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372115 > SAA7346 (NXP Semiconductors N.V.) Shock absorbing RAM addresser PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7346 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Shock absorbing RAM addresser |
| 中文描述： | 減震內(nèi)存發(fā)件人 |
| 文件頁(yè)數(shù)： | 4/24頁(yè) |
| 文件大?。?/td> | 113K |
| 代理商： | SAA7346 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
July 1994
4
Philips Semiconductors
Preliminary specification
Shock absorbing RAM addresser
SAA7346
PINNING
SYMBOL
PIN
DESCRIPTION
CFLG
KILL
SCLI
WCI
SDI
CONFIG
CLKIN
TMS
OTD
RCD2
SSD
RSB
S_NSF
RESET
SIDA
SICL
SILD
FILL
KILLOUT
SDO
SCLO
WCO
V
DD1
V
SS1
A4
A3
A5
A2
A6
A1
A7
A0
A8
A9
OE
RAS
CAS
WE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
correction flag input from CD decoder
kill input
multi-speed I
2
S bit clock input
multi-speed I
2
S word clock input
multi-speed I
2
S data input
external DRAM select input; HIGH 4 Mbit, LOW 1 Mbit
16.9344 MHz system clock input
test mode select input; active HIGH
on/off track detector input
DRAM read cycle divide-by-2 input; active HIGH
shock detected output; active HIGH when shock is detected
rotational shock busy output; active HIGH when rotational shock is detected
synthetic new subcode frame output
reset enable input; active LOW
microcontroller interface input/output data line
microcontroller interface clock input
microcontroller interface read/write input
FIFO write enable output; active HIGH
open drain output; active LOW; when in by-pass mode KILLOUT equals KILL
I
2
S data output
I
2
S bit clock output
I
2
S word clock output
supply voltage 1
supply ground 1
DRAM address bus output 4
DRAM address bus output 3
DRAM address bus output 5
DRAM address bus output 2
DRAM address bus output 6
DRAM address bus output 1
DRAM address bus output 7
DRAM address bus output 0
DRAM address bus output 8
DRAM address bus output 9
DRAM enable output; active LOW
DRAM row address strobe output; active LOW
DRAM column address strobe output; active LOW
DRAM write enable output; active LOW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7346H | Shock absorbing RAM addresser |
| SAA7348GP | All Compact Disc Engine ACE |
| SAA7350 | 20-BIT INPUT BITSTREAM CONVERSION DAC FOR DIGITAL AUDIO SYSTEMS |
| SAA7356HL | 1394 SBP-2 link layer controller |
| SAA7360GPB | Analog-to-Digital Converter， 18-Bit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7346H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Shock absorbing RAM addresser |
| SAA7348GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:All Compact Disc Engine ACE |
| SAA7350 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-BIT INPUT BITSTREAM CONVERSION DAC FOR DIGITAL AUDIO SYSTEMS |
| SAA7356HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 SBP-2 link layer controller |
| SAA7360 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。