參數(shù)資料
型號(hào): SAA7325H
廠商: NXP SEMICONDUCTORS
元件分類: 消費(fèi)家電
英文描述: Digital servo processor and Compact Disc decoder with integrated DAC CD10
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝: PLASTIC, SOT-393-1, QFP-64
文件頁(yè)數(shù): 9/68頁(yè)
文件大?。?/td> 273K
代理商: SAA7325H
1999 Jun 17
9
Philips Semiconductors
Product specification
Digital servo processor and Compact Disc
decoder with integrated DAC (CD10)
SAA7325
7.1.3
L
OCK
-
TO
-
DISC MODE
Although nominally a single-speed device, for electronic
shock absorption applications the SAA7325 can be put
into lock-to-disc mode. This allows Constant Angular
Velocity (CAV) disc playback with varying input data rates
from the inside-to-outside of the disc. In the lock-to-disc
mode, the FIFO is blocked and the decoder will adjust its
output data rate to the disc speed. Hence, the frequency of
the I
2
S-bus (WCLK and SCLK) clocks are dependent on
the disc speed. In the lock-to-disc mode there is a limit on
the maximum variation in disc speed that the SAA7325 will
follow. Disc speeds must always be within 25% to 100%
range of their nominal value. The lock-to-disc mode is
enabled/disabled by decoder register E.
7.1.4
S
TANDBY MODES
The SAA7325 may be placed in two standby modes
selected by decoder register B (it should be noted that the
device core is still active):
Standby 1: ‘CD-STOP’ mode; most I/O functions are
switched off
Standby 2: ‘CD-PAUSE’ mode; audio output features
are switched off, but the motor loop, the motor output
and the subcode interfaces remain active; this is also
called a ‘Hot Pause’.
In the standby modes the various pins will have the
following values:
MOTO1 and MOTO2: put in high-impedance, PWM
mode (standby 1 and reset: operating in standby 2); put
in high-impedance, PDM mode (standby 1 and reset:
operating in standby 2)
SCL and SDA: no interaction; normal operation
continues
SCLK, WCLK, DATA, EF and DOBM: 3-state in both
standby modes; normal operation continues after reset
CRIN, CROUT, CL16 and CL11/4: no interaction;
normal operation continues
V1, V2/V3, V4, V5 and CFLG: no interaction; normal
operation continues.
Table 1
Operating frequencies
Notes
1.
2.
The MSB of register B
must
be held at 0 (i.e. 0XXX).
The CL11 output is always a 5.6448 MHz clock if a 16.9344 MHz external clock is used and SELPLL = 0. CL11 is
available on the CL11/4 output, enabled by programming shadow register 3 (see Section 7.15.3).
REGISTER B
(1)
SELPLL
CRYSTAL FREQUENCY (MHz)
CL11 FREQUENCY (MHz)
(2)
33.8688
16.9344
8.4672
00XX
00XX
01XX
01XX
0
1
0
1
11.2896
11.2896
5.6448
11.2896
相關(guān)PDF資料
PDF描述
SAA7326H CABLE ASSEMBLY; TNC MALE TO TNC MALE; 75 OHM, RG59B/U COAX; 12" CABLE LENGTH; *USES STANDARD 50 OHM INTERFACE CONNECTORS*
SAA7327 Digital servo processor and Compact Disc decoder with integrated DAC for video CD (CD7 II)(應(yīng)用于視頻CD的帶綜合數(shù)模轉(zhuǎn)換器(DAC)的數(shù)字伺服處理器和光盤譯碼器)
SAA7335GP DSP for CD and DVD-ROM systems
SAA7335 DSP for CD and DVD-ROM systems(在CD和DVD-ROM應(yīng)用中的DSP)
SAA7341 COMS Digital decoding IC for Compact Disc
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7326 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder with integrated DAC CD10
SAA7326H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder with integrated DAC CD10
SAA7327 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder with integrated DAC for video CD CD7 II
SAA7327H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder with integrated DAC for video CD CD7 II
SAA7327H/T/M2B,557 功能描述:視頻 IC COMPACT DISC SYSTEMS RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel