參數(shù)資料
型號: SAA7205
廠商: NXP Semiconductors N.V.
英文描述: MPEG-2 systems demultiplexer
中文描述: MPEG - 2系統(tǒng)解復(fù)用器
文件頁數(shù): 65/84頁
文件大小: 363K
代理商: SAA7205
1997 Jan 21
65
Philips Semiconductors
Preliminary specification
MPEG-2 systems demultiplexer
SAA7205H
Note
1.
Actual input capacitance maximum value may change because of package selection.
SRAM interface
(see Figs 49 and 50)
T
cy(W)
t
su(A)
t
h(A)
t
W
t
su(D-W)
t
h(D-W)
t
su(OE-RAMA)
OE to RAM A set-up time
t
AV
address valid time
t
dat(Z-OE)
data 3-state to OE inactive
T
cy(R)
read cycle time
t
su(A-OE)
address set-up to OE
t
su(WE-OE)
WE to OE set-up time
t
d(DAT)(h)
data hold delay time
write cycle time
address set-up to write enable
WE inactive to end of RAMA
pulse width
data set-up to write end
data hold from write end
86
12
12
35
32
12
5
69
12
123
10
0
98
28
+5
24
135
24
60
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
MAX.
UNIT
Fig.29 Timing definition of the synchronous input interface signals with the SAA7206 (descrambler).
handbook, full pagewidth
MGG789
ti(r)
ti(f)
ti(su)
ti(h)s
Tcy(DCLK)
ti(r)(DCLK)
ti(f)(DCLK)
tDCLKL
tDCLKH
DCLK
PKTDAT7 to PKTDAT0
PKTDATV
PKTBAD/PKTBAD
PKTSYNC
相關(guān)PDF資料
PDF描述
SAA7205H MPEG-2 systems demultiplexer
SAA7206 DVB compliant descrambler
SAA7206H DVB compliant descrambler
SAA7216HS Integrated MPEG AVGD decoders
SAA7221HS Integrated MPEG AVGD decoders
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7205H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 systems demultiplexer
SAA7206 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:DVB compliant descrambler
SAA7206H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:DVB compliant descrambler
SAA7207H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Reed Solomon decoder IC
SAA7207H/C1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Reed Solomon decoder IC