參數(shù)資料
型號(hào)： SAA7199B
廠商： NXP SEMICONDUCTORS
元件分類： 顏色信號(hào)轉(zhuǎn)換
英文描述： ; Capacitance:1uF; Capacitance Tolerance:+/- 10 %; Working Voltage, DC:100V; Terminal Type:Axial Leaded; Series:430P; Dielectric Material:Metalized Polyester; Mounting Type:Through Hole; Operating Temp. Max:85 C
中文描述： COLOR SIGNAL ENCODER, PQCC84
文件頁數(shù)： 9/40頁
文件大小： 188K
代理商： SAA7199B
1996 Sep 27
9
Philips Semiconductors
Product specification
Digital Video Encoder (DENC)
GENLOCK-capable
SAA7199B
Timing
(see Fig.3)
The reference to generate internal clocks from LLC in
GENLOCK operation with SAA7197 is CREF
2
CREF =
.
In this event input CLKSEL is HIGH and the SRC-bit = 1.
In non-GENLOCK operation the signal from CLKIN is used
and LDV is clock reference (input CLKSEL = 0;
SCR-bit = CPR-bit = 0).
Pins LLC and CLKIN are tied together when no switching
between LLC and CLKIN is applied. In Fig.3 it is assumed
that LLC and CLKIN are double the pixel clock frequency
of CREF and LDV respectively.
CREF must be at the same frequency (or constant HIGH
or LOW) when LLC is at pixel clock frequency. CPR-bit = 1
if CLKIN is at pixel clock frequency.
The buffered CLKO signal is always delayed. LLC or
CLKIN signals are in accordance with CLKSEL.
Mapping
The method of mapping external control signals on to the
internal bus is simple. The MPU-bus contains the signals
as shown in Table 4 (names in chip-internal
nomenclature).
LLC
Bit allocation
The Bit Allocation Map (BAM) shows the individual control
signals, used to control the different operational modes of
the circuit. The I
2
C-bus is normally used for control.
The SAA7199B also has an MPU-bus interface for direct
microcontroller connection. The BAM shown in Table 6
resembles the I
2
C-bus type but can be also used for the
parallel bus; the control registers are indexed from
00H to 0FH. Auto-incrementation is applied.
Digital-to-analog converters
The converters use a combination of resistor chains with
low-impedance output buffers. The bottom output voltage
is 200 mV to reduce integral non-linearity errors.
The analog signal, without load on output pin, is between
0.2 and 2.2 V. Figure 16 shows the application for
1.23 V/75
outputs, using the serial 25 + 22
resistors.
Each digital-to-analog converter has its own supply pin for
the purpose of decoupling. V
DDA4
is the supply voltage for
the resistor chains of the three DACs. The accuracy of this
supply voltage directly influences the output amplitudes.
The current CUR into pin 71 is 0.3 mA (V
DDA4
= 5 V;
R
64-71
= 20 k
); a larger current improves the bandwidth
but increases the integral non-linearity.
Table 1
Pixel relationships
Table 2
Access to the control interface
ACTIVE PIXELS
PER LINE
FIELD RATE
(Hz)
MULTIPLES OF LINE
FREQUENCY
PIXCLK OUTPUT SIGNAL
(MHz)
CRYSTAL
(MHz)
640 (square)
720
768
720
60
60
50
50
780
858
944
864
12.27
13.5
14.75
13.5
26.8
24.576
26.8
24.576
SYMBOL
DESCRIPTION
SDA
SCL
A1, A0
R/W
CS
GPSW
RESET
I
2
C-bus serial data line (bidirectional)
I
2
C-bus clock line
MPU-bus address inputs
read/write control input
chip select input; I
2
C-bus disabled when LOW
general purpose switch output (bit of control register)
reset input signal; active-LOW
相關(guān)PDF資料
PDF描述
SAA7205 MPEG-2 systems demultiplexer
SAA7205H MPEG-2 systems demultiplexer
SAA7206 DVB compliant descrambler
SAA7206H DVB compliant descrambler
SAA7216HS Integrated MPEG AVGD decoders
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7199BWP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder DENC GENLOCK-capable
SAA7201 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated MPEG2 AVG decoder
SAA7201H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated MPEG2 AVG decoder
SAA7205 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 systems demultiplexer
SAA7205H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 systems demultiplexer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*