- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372114 > SAA7199B (NXP SEMICONDUCTORS) ; Capacitance:1uF; Capacitance Tolerance:+/- 10 %; Working Voltage, DC:100V; Terminal Type:Axial Leaded; Series:430P; Dielectric Material:Metalized Polyester; Mounting Type:Through Hole; Operating Temp. Max:85 C PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7199B |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | ; Capacitance:1uF; Capacitance Tolerance:+/- 10 %; Working Voltage, DC:100V; Terminal Type:Axial Leaded; Series:430P; Dielectric Material:Metalized Polyester; Mounting Type:Through Hole; Operating Temp. Max:85 C |
| 中文描述： | COLOR SIGNAL ENCODER, PQCC84 |
| 文件頁數(shù)： | 8/40頁 |
| 文件大?。?/td> | 188K |
| 代理商： | SAA7199B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
1996 Sep 27
8
Philips Semiconductors
Product specification
Digital Video Encoder (DENC)
GENLOCK-capable
SAA7199B
FUNCTIONAL DESCRIPTION
The SAA7199B is a digital video encoder that translates
digital RGB, YUV or 8-bit indexed colour signals into the
analog PAL/NTSC output signals Y (luminance), C
(4.43/3.58 MHz chrominance) and CVBS (composite
signal including sync).
Four different modes are selectable (Table 18):
Stand-alone mode (horizontal and vertical timings are
generated)
Slave mode (stand-alone unit that accepts external
horizontal and vertical timing), and optional real time
information for subcarrier/clock from a digital colour
decoder
GENLOCK mode (GENLOCK capabilities are achieved
in conjunction with determined ICs)
Test mode (only clock signal is required).
The input data rate (pixel sequence) has an integer
relationship to the number of horizontal clock cycles
(Table 1). A sufficient stable external clock signal ensures
correct encoding. The generated clock frequency in the
GENLOCK mode may deviate by
±
7% depending on the
reference signal which is corresponding to its input sync
signal. The clock will be nominal in the GENLOCK mode
when the reference signal is absent (nominal with crystal
oscillator accuracy for TV time constants, and nominal
±
1.4% for VCR time constants).
The on-chip colour conversion matrix provides “CCIR 601”
code-compatible transcoding of RGB to YUV data.
RGB data out of bounds, with respect to “CCIR 601”
specification, can be clipped to prevent over-loading of the
colour modulator. RGB data input can be either in linear
colour space or in gamma-corrected colour space.
YUV data must be gamma-corrected in accordance with
“CCIR 601” This circuit operates primarily in a 24-bit
colour space (3
×
8-bit) but can also accommodate
different data formats (4 : 1 : 1, 4 : 2 : 2 and 4 : 4 : 4) plus
8-bit indexed pseudo-colour space operations (FMT-bits in
Table 8).
RGB CLUTs on-chip provide gamma-correction and/or
other CLUT functions. They consist of programmable
tables to be loaded independently, and they generate
24-bit gamma-corrected output signals from 24-bit data of
one of the input formats or from 8-bit indexed
pseudo-colour data.
Required modulation is performed. The digital YUV data is
encoded in accordance with standards “RS-170A”
(composite NTSC) and “CCIR 624-4” (composite
PAL-B/G). S-video output signal is available (Y/C) also
some sub-standard output signals (STD-bits in Table 12).
A 7.5 IRE set-up level is automatically selected in the
60 Hz mode, but not selected in the 50 Hz mode.
The analog signal outputs can drive directly into
terminated 75
coaxial lines, a passive external filter is
recommended (Figs 3, 13 and 14). Analog post-filtering is
required (LP in Fig.3).
GENLOCK to an external reference signal is achieved by
addition of a video ADC and a clock generator
combination. Thus, the system is enabled to lock on a
stable video source or to a stable VCR source (normal
playback). The SAA7199B, the ADC and the clock
generator combination (Fig.3) form a control loop
achieving a highly stable line-locked clock. The clock has
to be generated by a crystal oscillator without this
availability. The GENLOCK mode is not available in a
single device set-up.
Control interface
The SAA7199B supports a standard parallel MPU
interface and the serial I
2
C-bus interface. The MPU has
direct access to internal control registers and colour
tables. Update is possible at any time, excluding
coincident internal reading and external writing of the
same cell (the current pixel value could be destroyed).
The two interfaces of Table 2 are selected automatically.
However, the I
2
C-bus control is inactive when the MPU
interface is selected by CS = LOW. No simultaneous
access may occur. I
2
C-bus and MPU control complement
each other and have access to common registers
controlled via a common internal bus. The programmer
can use virtually identical programs.
The internal memory space is devided into the look-up
table and the control table, each with its own 8-bit address
register used as a pointer for specific location.
This address register is provided with auto-incrementation
and can be written by only one addressing.
The look-up table contains three banks of 256 bytes.
Therefore, each read or write cycle must access all three
banks in a pre-determined order. The support logic is part
of the control interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7205 | MPEG-2 systems demultiplexer |
| SAA7205H | MPEG-2 systems demultiplexer |
| SAA7206 | DVB compliant descrambler |
| SAA7206H | DVB compliant descrambler |
| SAA7216HS | Integrated MPEG AVGD decoders |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7199BWP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder DENC GENLOCK-capable |
| SAA7201 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated MPEG2 AVG decoder |
| SAA7201H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated MPEG2 AVG decoder |
| SAA7205 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 systems demultiplexer |
| SAA7205H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 systems demultiplexer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。