
1996 Jul 08
20
Philips Semiconductors
Preliminary specification
Digital Video Encoder (EURO-DENC)
SAA7182; SAA7183
Table 21
Logic levels and function of SRCV1
Table 22
Subaddress 6C, 6D
Table 23
Subaddress 6D
Table 24
Subaddress 6E
Table 25
Logic levels and function of PHRES
DATA BYTE
AS OUTPUT
AS INPUT
FUNCTION
SRCV11
SRCV10
0
0
1
0
1
0
VS
FS
VS
FS
vertical sync each field; default after reset
frame sync (odd/even)
field sequence, vertical sync every fourth field
(PAL = SECAM = 0), eighth field (PAL = 1) or
twelfth field (SECAM = 1)
FSEQ
FSEQ
1
1
not applicable
not applicable
DATA BYTE
DESCRIPTION
HTRIG
sets the horizontal trigger phase related to signal on RCV1 or RCV2 input
values above 1715 (FISE = 1) or 1727 (FISE = 0) are not allowed
increasing HTRIG decreases delays of all internally generated timing signals
reference mark: analog output horizontal sync (leading slope) coincides with active edge of RCV
used for triggering at HTRIG = 049H (054H)
DATA BYTE
LOGIC LEVEL
DESCRIPTION
VTRIG
sets the vertical trigger phase related to signal on RCV1 input
increasing VTRIG decreases delays of all internally generated timing signals,
measured in half lines
variation range of VTRIG = 0 to 31 (1FH)
DATA BYTE
LOGIC LEVEL
DESCRIPTION
SBLBN
0
1
vertical blanking is defined by programming of FAL and LAL; default after reset
vertical blanking is forced in accordance with “CCIR 624”(50 Hz) or RS170A (60 Hz)
selects the phase reset mode of the colour subcarrier generator; see Table 25
field length control; see Table 26
PHRES
FLC
DATA BYTE
FUNCTION
PHRES1
PHRES0
0
0
1
1
0
1
0
1
no reset or reset via RTCI from SAA7111 if bit RTCE = 1; default after reset
reset every two lines or SECAM-specific if bit SECAM = 1
reset every eight fields
reset every four fields