- 您現在的位置：買賣IC網 > PDF目錄372114 > SAA7151 (NXP Semiconductors N.V.) Digital multistandard colour decoder with SCART interface DMSD2-SCART PDF資料下載
參數資料
| 型號： | SAA7151 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Digital multistandard colour decoder with SCART interface DMSD2-SCART |
| 中文描述： | 數字彩色解碼器與多標準SCART接口DMSD2，SCART的 |
| 文件頁數： | 38/49頁 |
| 文件大?。?/td> | 311K |
| 代理商： | SAA7151 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
April 1993
38
Philips Semiconductors
Product specification
Digital multistandard colour decoder with
SCART interface (DMSD2-SCART)
SAA7151B
Notes
1.
2.
an internal sign-bit D8 set to HIGH indicates that all values are always negative
H-PLL does not operate in this condition; the system clock frequency is set to a value fixed by the last update and is
within
±
7.1 % of the nominal frequency.
OEDY
“12”
OEDC
Enable Y signals on YUV-bus:
0 = output high-impedance; 1 = output active
(dependent on FEIN)
Enable UV signals on YUV-bus:
0 = output high-impedance; 1 = output active
(dependent on FEIN)
-
-
-
-
-
-
-
-
VNOI1, VNOI0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Vertical noise reduction mode:
VNOI1
0
0
1
1
VNOI0
0
1
0
1
mode
normal
searching
free-running
bypassed
BFON
BOFL2 to BOFL0
Bottom flutter compensation switching: 0 = off; 1 = on (controlled by BOFL-bit)
Bottom flutter compensation
BOFL2
BOFL1
BOFL0
0
0
1
1
1
1
The bottom flutter circuit is able to compensate for horizontal phase jump of up to
±
16
μ
s.
Note: The bottom flutter gate is active at
- HPLL is locked
- HPLL in VTR mode
- the vertical noise limiter (VNL)
is in the VTR mode
- gating is switched by
BFON-bit = 1 (subaddress 12)
Gate 2
Gate 1
HPLL function
0
1
0
1
1
unused
start at line number
297 for PAL (247 for NTSC; active to end of field)
298 for PAL (248 for NTSC; active to end of field)
.
.
303 for PAL (253 for NTSC; active to end of field)
304 for PAL (254 for NTSC; active to end of field)
0
0
1
0
1
0
0
0
1
normal
disabled
double speed
vertical
pulse
gate 2
gate 1
programmable by BOFL(2-0)
000
111
相關PDF資料 |
PDF描述 |
|---|---|
| SAA7151B | Digital multistandard colour decoder with SCART interface DMSD2-SCART |
| SAA7157 | Clock signal generator circuit for digital TV systems SCGC |
| SAA7157T | Clock signal generator circuit for digital TV systems SCGC |
| SAA7158 | Back END IC |
| SAA7158WP | Back END IC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SAA7151B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital multistandard colour decoder with SCART interface DMSD2-SCART |
| SAA7152 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Comb Filter DCF |
| SAA7154E/V2/G,557 | 制造商:NXP Semiconductors 功能描述: |
| SAA7154H/V2,557 | 制造商:NXP Semiconductors 功能描述: |
| SAA7157 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Clock signal generator circuit for digital TV systems SCGC |
發(fā)布緊急采購，3分鐘左右您將得到回復。