- 您現在的位置：買賣IC網 > PDF目錄372114 > SAA7146AHZ (NXP SEMICONDUCTORS) Circular Connector; No. of Contacts:66; Series:MS27472; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:18; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:18-35 RoHS Compliant: No PDF資料下載
參數資料
| 型號： | SAA7146AHZ |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | Circular Connector; No. of Contacts:66; Series:MS27472; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:18; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:18-35 RoHS Compliant: No |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| 封裝： | PLASTIC, SOT-316, SQFP-208 |
| 文件頁數： | 109/144頁 |
| 文件大小： | 645K |
| 代理商： | SAA7146AHZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁當前第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
1998 Apr 09
109
Philips Semiconductors
Product specification
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
SAA7146A
Table 94
Overview of peak data rates for non-increment (burst) block transfer configurations at 33 MHz PCI clock
Note
1.
These peak data rates could be reached for transfers with large BLOCKLENGTH settings, in a well performing
PCI-bus system with low bus load and an appropriate target system without cycle stretching or interrupts.
No cycle stretching by RDY/DTACK possible.
2.
PROTOCOL
MODE
TIMEOUT
VALUE
WORD
WIDTH
FAST
MODE
TRANSFER
DIRECTION
TARGET SIDE
PEAK DATA
RATE
OVERALL
PEAK DATA
RATE
(1)
Intel/Motorola
(2)
Intel/Motorola
(2)
Intel/Motorola
Intel/Motorola
Intel/Motorola
(2)
Intel/Motorola
0
0
1
3
0
1
16 bit
8 bit
16 bit
16 bit
16 bit
16 bit
enabled
enabled
enabled
enabled
disabled
disabled
R/W
R/W
R/W
R/W
R/W
R/W
33 Mbytes/s
16.5 Mbytes/s
22 Mbytes/s
13.2 Mbytes/s
22 Mbytes/s
16.5 Mbytes/s
23.0 Mbytes/s
13.5 Mbytes/s
17.0 Mbytes/s
11.2 Mbytes/s
17.0 Mbytes/s
13.5 Mbytes/s
It is possible to halt an actual block transfer by external
interrupt. This is achieved by setting the XIRQ_EN bit in
the DEBI_CONFIG register and asserting the GPIO3 pin
input to LOW while an block transfer is active. If the
XRESUME bit is set to 0, this will end the current block
transfer within the next two Dwords. When XRESUME = 1
the transfer will go to a wait state, but the transfer
operation will not end (DEBI_ACTIVE still asserted). When
GPIO3 is de-asserted to HIGH the block transfer will
resume. The contents of DEBI_AD and DEBI_COMMAND
registers are steadily updated on actual address and block
length values during block transfer. Due to this it is
possible to abort the transfer, read back actual status, do
other transfers and resume later with the saved
information. It should be noted that after a Dword aligned
read block transfer (i.e. if
BLOCKLENGTH [1:0] + A16 [1:0] = 4 or A16 [1:0] = 0) the
read back value of the DEBI_AD register points to the
consecutive address of the just filled PCI memory range.
After a Dword unaligned transfer the read back DEBI_AD
value points 1 Dword further (it should be noted that this
also effects the value of the remaining BLOCKLENGTH
after interrupt; A16 target address read back is not effected
by this). RPS is able to react on the GPIO3 pin events.The
16 AD lines are set to 3-state while DEBI is in XIRQ wait
state (XRESUME enabled). To support target devices of
different endian type the swap register has to be
configured.
Fig.37 Endian swapping.
handbook, full pagewidth
3
2
1
0
2
3
0
1
3
2
1
0
4-byte swap
the four bytes in a double word
are swapped
2-byte swap
the two bytes in a 2-byte word
are swapped
0
1
2
3
MHB069
相關PDF資料 |
PDF描述 |
|---|---|
| SAA7146AH | .012UF/400VDC METAL POLY CAP |
| SAA7146A | Multimedia bridge, high performance Scaler and PCI circuit SPCI |
| SAA7151 | Digital multistandard colour decoder with SCART interface DMSD2-SCART |
| SAA7151B | Digital multistandard colour decoder with SCART interface DMSD2-SCART |
| SAA7157 | Clock signal generator circuit for digital TV systems SCGC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SAA7151 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital multistandard colour decoder with SCART interface DMSD2-SCART |
| SAA7151B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital multistandard colour decoder with SCART interface DMSD2-SCART |
| SAA7152 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Comb Filter DCF |
| SAA7154E/V2/G,557 | 制造商:NXP Semiconductors 功能描述: |
| SAA7154H/V2,557 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。