- 您現在的位置：買賣IC網 > PDF目錄372114 > SAA7140B (NXP SEMICONDUCTORS) High Performance Scaler HPS PDF資料下載
參數資料
| 型號： | SAA7140B |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | High Performance Scaler HPS |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| 文件頁數： | 29/68頁 |
| 文件大小： | 432K |
| 代理商： | SAA7140B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
1996 Sep 04
29
Philips Semiconductors
Objective specification
High Performance Scaler (HPS)
SAA7140A; SAA7140B
; scaling increment
; scaling start phase
(recommended value).
The vertical start phase offset is defined by
YP
64
(YP = 0 to 64):
YP = 0: offset = 0 geometrical position of 1st line
out = 1st line in.
YP = 64: offset =
64
64
= 1 geometrical position of
1st line out = 2nd line in.
Finally 3 special modes must be emphasized:
1.
By-pass (YSCI = 0, YP = 64) each line out is
equivalent to corresponding line in.
2.
Low-pass (YSCI = 0, YP < 64) e.g. YP = 32: average
value of 2 lines (1 + z
H
filter).
3.
For processing of interlaced input signals the LPI
mode
must
be used (the ACCU mode would cause
‘line pairing’ problems). The scaling start phase for odd
and even field have to be set to:
32
;
where line 1 = odd.
In modes 1 and 2 the first input line is fed to the output
(without processing) so that the number of output lines
equals the number of input lines.
7.4.2.3
Flip option (FLIP = 1)
For both vertical scaling modes there is a flip option
(mirroring) available for input lines with a maximum of
384 pixels. In the event that full screen pictures (e.g.
768
×
576) are to be flipped, they first have to be scaled
down to 384 pixels per line in the horizontal prescaling
unit. After vertical processing (flipping) they can be
rezoomed to the original 768 pixels per line in the following
VPD. It should be noted that when using the flip option, the
last input line can not be displayed at the output.
7.4.3
H
ORIZONTAL VARIABLE PHASE SCALING
In the phase-correct horizontal variable phase scaling the
pixels are calculated for the geometrical correct,
orthogonal output pattern, down to
1
4
of the prescaled
pattern. In addition, a horizontal zooming feature is
supported. The maximum zooming factor is at least 2, thus
being even more dependent on input pattern and
prescaling settings.
YSCI
INT 1024
N
N
OL
----------
1
–
×
=
YP
INT
16
YSCI
=
YP
even
YP
odd
YSCI
+
=
The phase scaling consists of a filter and arithmetic
structure with 10 taps for the luminance and 4 taps for the
chrominance processing. It is able to generate a
phase-correct new pixel value, with virtually no phase or
amplitude artefacts.
The new samples are calculated with a phase accuracy
of
1
64
of the pixel distance.
When using this circuit the up and down scaling is
controlled by the I
2
C-bus parameters XSCI and XP.
Because the variable phase scaling is restricted to
downscale >
1
4
of the fine scalers input pixel count, XSCI
is also a function of the prescaling parameter XPSC.
As N
IP
= number of input pixels per line (at SAA7140A
input) and N
OP
= number of desired output pixels/line,
XSCI is defined by the following equation:
N
N
OP
XPSC
The maximum value of XSCI = 4095. Zooming is
performed for XSCI values less than 1024. The number of
disqualified clock cycles between consecutive pixel
qualifiers (at the phase scalers input) defines the
maximum possible zoom factor. This means that zooming
may also be a function of XPSC. It should be noted that
implementation is dependent on a zooming factor greater
than 2. Some artefacts may occur at the end of the
zoomed line.
Internal rounding effects, may result in a deviation of
±
1 output pixels compared to the expected result. In this
situation, the I
2
C-bus parameter XP can be used to shift
the starting phase of the phase calculation and thereby
force an additional cycle to be disqualified.
In addition, when XP
≥
128 it will force the internal phase
calculation to fixed values, especially when XP = 128 it will
force the phase scaler into bypass.
The scaled output data is fed back to the data
formatter/reformatter unit and may be used as output
signals from the bidirectional expansion port (if the mode
is selected).
7.5
Colour Space Matrix (CSM), dither and gamma
correction
The scaled YUV output data can be converted after
Interpolation into RGB data in accordance with CCIR 601
recommendations.
XSCI
INT
----------
1
+
(
)
---------1024
×
=
相關PDF資料 |
PDF描述 |
|---|---|
| SAA7146AHZ | Circular Connector; No. of Contacts:66; Series:MS27472; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:18; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:18-35 RoHS Compliant: No |
| SAA7146AH | .012UF/400VDC METAL POLY CAP |
| SAA7146A | Multimedia bridge, high performance Scaler and PCI circuit SPCI |
| SAA7151 | Digital multistandard colour decoder with SCART interface DMSD2-SCART |
| SAA7151B | Digital multistandard colour decoder with SCART interface DMSD2-SCART |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SAA7144HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quadruple video input processor |
| SAA7145 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PCI Multimedia Bridge |
| SAA7146 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| SAA7146A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multimedia bridge, high performance Scaler and PCI circuit SPCI |
| SAA7146AH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multimedia bridge, high performance Scaler and PCI circuit SPCI |
發(fā)布緊急采購，3分鐘左右您將得到回復。