- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299877 > S25L004A0LMAI003 (SPANSION LLC) 4M X 1 FLASH 3V PROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | S25L004A0LMAI003 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 4M X 1 FLASH 3V PROM, PDSO8 |
| 封裝： | 0.208 INCH, PLASTIC, SOP-8 |
| 文件頁數(shù)： | 17/39頁 |
| 文件大?。?/td> | 945K |
| 代理商： | S25L004A0LMAI003 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
22
S25FL Family (Serial Peripheral Interface) S25FL004A
S25FL004A_00_A1 March 28, 2005
Ad va n c e
In f o rm a t i o n
When Chip Select (CS#) is driven High, the device is put in the Stand-by Power
mode. Once in the Stand-by Power mode, the device waits to be selected, so that
it can receive, decode and execute instructions.
Table 6. Read Identification (RDID) Data-Out Sequence
Page Program (PP)
The Page Program (PP) instruction allows bytes to be programmed in the memory
(changing bits from 1 to 0). Before it can be accepted, a Write Enable (WREN)
instruction must previously have been executed. After the Write Enable (WREN)
instruction is decoded, the device sets the Write Enable Latch (WEL).
The Page Program (PP) instruction is entered by driving Chip Select (CS#) Low,
followed by the instruction code, three address bytes and at least one data byte
on Serial Data Input (SI). Chip Select (CS#) must be driven Low for the entire
sequence duration.
The instruction sequence is shown in Figure 12, on page 23.
If more than 256 bytes are sent to the device, the addressing wraps to the be-
ginning of the same page, previously latched data are discarded and the last 256
data bytes are guaranteed to be programmed correctly within the same page. If
fewer than 256 Data bytes are sent to device, they are correctly programmed at
the requested addresses without having any effects on the other bytes of the
same page.
Chip Select (CS#) must be driven High after the eighth bit of the last data byte
is latched in, otherwise the Page Program (PP) instruction is not executed. As
soon as Chip Select (CS#) is driven High, the self-timed Page Program cycle
(whose duration is tPP) is initiated. While the Page Program cycle is in progress,
the Status Register may be read to check the Write In Progress (WIP) bit value.
The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle,
and is 0 when it is completed. At some unspecified time before the cycle is com-
pleted, the Write Enable Latch (WEL) bit is reset.
A Page Program (PP) instruction applied to a page that is protected by the Block
Protect (BP2, BP1, BP0) bits (see Table 2, on page 11) is not executed.
Manufacturer Identification
Device Identification
Memory Type
Memory Capacity
01h
02h
12h
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S25VB80 | 6 A, 800 V, SILICON, BRIDGE RECTIFIER DIODE |
| S268P | PIN PHOTO DIODE |
| S29GL01GP12FACR13 | 1G X 1 FLASH 3V PROM, 120 ns, PBGA64 |
| S29GL128P10TFI010 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P10TFIR10 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S25M | 功能描述:整流器 1000V 25A Std. Recovery RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| S25M50M3 | 制造商:SR COMPONENTS 功能描述: 制造商:SR Components Inc 功能描述: |
| S-25M9F-NM-6' | 制造商:Pan Pacific 功能描述: |
| S-25MD8-10'SI | 制造商:Pan Pacific 功能描述: |
| S-25MF-100' | 制造商:Pan Pacific 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。