
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Interrupt and HALT)
S1C60N09 TECHNICAL MANUAL
EPSON
41
4.10.3 Interrupt vectors
When an interrupt request is input to the CPU, the CPU starts interrupt processing. After the program
being executed is suspended, interrupt processing is executed in the following order:
(1) The address data (value of the program counter) of the program step to be executed next is saved on
the stack (RAM).
(2) The interrupt request causes the value of the interrupt vector (page 1, 02H–0FH) to be loaded into the
program counter.
(3) The program at the specified address is executed (execution of interrupt processing routine).
Note: The processing in steps (1) and (2), above, takes 12 cycles of the CPU system clock.
Table 4.10.3.1 Interrupt vector addresses
Page
1
Step
02H
04H
06H
08H
0AH
0CH
0EH
Interrupt vector
Input (K00–K03) interrupt
Clock timer interrupt
Clock timer + Input interrupt
Stopwatch timer interrupt
Stopwatch timer + Input interrupt
Stopwatch timer + Clock timer interrupt
Stopwatch timer + Clock timer + Input interrupt
4.10.4 I/O memory of interrupt
Table 4.10.4.1 shows the interrupt control bits and their addresses.
Table 4.10.4.1 Control bits of interrupt
Address
Comment
D3
D2
Register
D1
D0
Name
Init 1
10
075H
EIK03
EIK02
EIK01
EIK00
R/W
EIK03
EIK02
EIK01
EIK00
0
Enable
Mask
Interrupt mask register (K00–K03)
076H
HLMOD
0
EISWIT1 EISWIT0
R/W
R
R/W
HLMOD
0 3
EISWIT1
EISWIT0
0
– 2
0
Heavy load
–
Enable
Normal
–
Mask
Heavy load protection mode register
Unused
Interrupt mask register (stopwatch 1 Hz)
Interrupt mask register (stopwatch 10 Hz)
078H
CSDC
ETI2
ETI8
ETI32
R/W
CSDC
ETI2
ETI8
ETI32
0
Static
Enable
Dynamic
Mask
LCD drive switch
Interrupt mask register (clock timer 2 Hz)
Interrupt mask register (clock timer 8 Hz)
Interrupt mask register (clock timer 32 Hz)
079H
0
TI2
TI8
TI32
R
0 3
TI2 4
TI8 4
TI32 4
– 2
0
–
Yes
–
No
Unused
Interrupt factor flag (clock timer 2 Hz)
Interrupt factor flag (clock timer 8 Hz)
Interrupt factor flag (clock timer 32 Hz)
07AH
0
IK0
SWIT1
SWIT0
R
0 3
IK0 4
SWIT1 4
SWIT0 4
– 2
0
–
Yes
–
No
Unused
Interrupt factor flag (K00–K03)
Interrupt factor flag (stopwatch 1 Hz)
Interrupt factor flag (stopwatch 10 Hz)
1
2
Initial value at initial reset
Not set in the circuit
3
4
Always "0" being read
Reset (0) immediately after being read
ETI32, ETI8, ETI2: Interrupt mask registers (078HD0–D2)
TI32, TI8, TI2: Interrupt factor flags (079HD0–D2)
...See Section 4.7, "Clock Timer".
EISWIT0, EISWIT1: Interrupt mask registers (076HD0, D1)
SWIT0, SWIT1: Interrupt factor flags (07AHD0, D1)
...See Section 4.8, "Stopwatch Timer".
EIK00–EIK03: Interrupt mask registers (075H)
IK0: Interrupt factor flag (07AHD2)
...See Section 4.3, "Input Ports".