- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299877 > S1C60N09D 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, UUC70 PDF資料下載
參數(shù)資料
| 型號： | S1C60N09D |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, UUC70 |
| 封裝： | DIE-70 |
| 文件頁數(shù)： | 31/62頁 |
| 文件大?。?/td> | 476K |
| 代理商： | S1C60N09D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Clock Timer)
S1C60N09 TECHNICAL MANUAL
EPSON
31
4.7 Clock Timer
4.7.1 Configuration of clock timer
The S1C60N09 Series has a built-in clock timer that uses the oscillation circuit as the clock source. The
clock timer is configured as a 7-bit binary counter that counts with a 256 Hz source clock from the
divider. The high-order 4 bits of the counter (16 Hz–2 Hz) can be read by the software.
Figure 4.7.1.1 is the block diagram of the clock timer.
128 Hz–32 Hz
Data bus
2 Hz
256 Hz
Clock timer reset signal
Divider
Interrupt
request
Interrupt
control
16 Hz–2 Hz
8 Hz
32 Hz
Oscillation
circuit
Fig. 4.7.1.1 Block diagram of clock timer
Normally, this clock timer is used for all kinds of timing purpose, such as clocks.
4.7.2 Interrupt function
The clock timer can generate interrupts at the falling edge of the 32 Hz, 8 Hz, and 2 Hz signals. The
software can mask any of these interrupt signals.
Figure 4.7.2.1 is the timing chart of the clock timer.
Clock timer timing chart
Frequency
Register
bits
Address
070H
D0
16 Hz
D1
D2
D3
8 Hz
4 Hz
2 Hz
Occurrence of
32 Hz interrupt request
Occurrence of
8 Hz interrupt request
Occurrence of
2 Hz interrupt request
Fig. 4.7.2.1 Timing chart of the clock timer
As shown in Figure 4.7.2.1, an interrupt is generated at the falling edge of the 32 Hz, 8 Hz, and 2 Hz
signals. At this point, the corresponding interrupt factor flag (TI32, TI8, TI2) is set to "1". The interrupts
can be masked individually with the interrupt mask register (ETI32, ETI8, ETI2). However, regardless of
the interrupt mask register setting, the interrupt factor flags will be set to "1" at the falling edge of their
corresponding signal (e.g. the falling edge of the 2 Hz signal sets the 2 Hz interrupt factor flag to "1").
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1C60L09D | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, UUC70 |
| S1C63358F | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PQFP100 |
| S1D13503F00A | 1024 X 768 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP100 |
| S1DGPC | SLIDE SWITCH, SPDT, LATCHED, 0.05A, 48VDC, THROUGH HOLE-STRAIGHT |
| S1F | 1.2 A, 50 V, SCR, TO-92 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C60N16 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60R08 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63004 | 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller |
| S1C63008 | 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller |
| S1C63016 | 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。