- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299866 > RD74LVC125BFPEL LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 PDF資料下載
參數(shù)資料
| 型號(hào)： | RD74LVC125BFPEL |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| 封裝： | SOP-14 |
| 文件頁(yè)數(shù)： | 8/9頁(yè) |
| 文件大?。?/td> | 105K |
| 代理商： | RD74LVC125BFPEL |
RD74LVC125B
Rev.2.00 Dec. 10, 2004 page 8 of 8
Package Dimensions
Package Code
JEDEC
JEITA
Mass (reference value)
FP-14DAV
—
Conforms
0.23 g
*Ni/Pd/Au plating
*0.20
±
0.05
*0.40 ± 0.06
0.70 ± 0.20
0.12
0.15
0 – 8
M
0.10
±
0.10
2.20
Max
5.5
10.06
1.42 Max
14
8
1
7
10.5 Max
+ 0.20
– 0.30
7.80
1.15
1.27
As of January, 2003
Unit: mm
Package Code
JEDEC
JEITA
Mass (reference value)
TTP-14DV
—
0.05 g
*Ni/Pd/Au plating
0.50 ± 0.10
0 – 8
*0.15
±
0.05
6.40 ± 0.20
0.10
1.10
Max
0.13 M
0.65
17
14
8
4.40
5.00
5.30 Max
0.83 Max
*0.20 ± 0.05
0.07
+0.03 –0.04
1.0
As of January, 2003
Unit: mm
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RD74LVC139BFPEL | LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16 |
| RD74LVC14BTELL | LVC/LCX/Z SERIES, HEX 1-INPUT INVERT GATE, PDSO14 |
| RD74LVC1G07WPE | LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PBGA5 |
| RD74LVC2G02WPE | LVC/LCX/Z SERIES, DUAL 2-INPUT NOR GATE, PBGA8 |
| RD74LVC540BFPEL | LVC/LCX/Z SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RD74LVC125BTELL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Quad. Bus Buffer Gates with 3-state Outputs |
| RD74LVC126B | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Quad. Bus Buffer Gates with 3-state Outputs |
| RD74LVC126BFPEL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Quad. Bus Buffer Gates with 3-state Outputs |
| RD74LVC126BTELL | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Quad. Bus Buffer Gates with 3-state Outputs |
| RD74LVC138B | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:3-to-8-line Decoder / Demultiplexer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。