參數(shù)資料
型號: PCF85162T/1
廠商: NXP SEMICONDUCTORS
元件分類: 顯示驅(qū)動器
英文描述: LIQUID CRYSTAL DISPLAY DRIVER, PDSO48
封裝: 6.10 MM, PLASTIC, MO-153, SOT362-1, TSSOP-48
文件頁數(shù): 6/43頁
文件大?。?/td> 321K
代理商: PCF85162T/1
PCF85162_2
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 02 — 7 May 2010
14 of 43
NXP Semiconductors
PCF85162
Universal LCD driver for low multiplex rates
7.5 Oscillator
7.5.1 Internal clock
The internal logic of the PCF85162 and its LCD drive signals are timed either by its
internal oscillator or by an external clock. The internal oscillator is enabled by connecting
pin OSC to pin VSS. If the internal oscillator is used, the output from pin CLK can be used
as the clock signal for several PCF85162 in the system that are connected in cascade.
7.5.2 External clock
Pin CLK is enabled as an external clock input by connecting pin OSC to VDD. The LCD
frame signal frequency is determined by the clock frequency (fclk).
Remark: A clock signal must always be supplied to the device; removing the clock may
freeze the LCD in a DC state, which is not suitable for the liquid crystal.
7.6 Timing
The PCF85162 timing controls the internal data flow of the device. This includes the
transfer of display data from the display RAM to the display segment outputs. In cascaded
applications, the correct timing relationship between each PCF85162 in the system is
maintained by the synchronization signal at pin SYNC. The timing also generates the LCD
frame signal whose frequency is derived from the clock frequency. The frame signal
frequency is a fixed division of the clock frequency from either the internal or an external
clock:
7.7 Display register
The display register holds the display data while the corresponding multiplex signals are
generated.
7.8 Segment outputs
The LCD drive section includes 32 segment outputs S0 to S31 which should be
connected directly to the LCD. The segment output signals are generated in accordance
with the multiplexed backplane signals and with data residing in the display register. When
less than 32 segment outputs are required, the unused segment outputs should be left
open-circuit.
7.9 Backplane outputs
The LCD drive section includes four backplane outputs BP0 to BP3 which must be
connected directly to the LCD. The backplane output signals are generated in accordance
with the selected LCD drive mode. If less than four backplane outputs are required, the
unused outputs can be left open-circuit.
In the 1:3 multiplex drive mode, BP3 carries the same signal as BP1, therefore these
two adjacent outputs can be tied together to give enhanced drive capabilities.
In the 1:2 multiplex drive mode, BP0 and BP2, BP1 and BP3 all carry the same
signals and may also be paired to increase the drive capabilities.
f
fr
f
clk
24
-------
=
相關(guān)PDF資料
PDF描述
PCF8582APN 256 X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8
PCF8881U/2DA/1 LIQUID CRYSTAL DISPLAY DRIVER, UUC
PCH125-200-EWY T-1 SINGLE COLOR LED, YELLOW, 3 mm
PCH125-PCA T-1 SINGLE COLOR LED, ORANGE, 3 mm
PCV125-200BA5V T-1 SINGLE COLOR LED, AMBER, 3 mm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCF85163T/1,518 制造商:NXP Semiconductors 功能描述:PCF85163T/SO8/REEL13DP//1 - Tape and Reel 制造商:NXP Semiconductors 功能描述:PHAPCF85163T/1,518 RTC
PCF85163T/1518 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述:
PCF85163TS/1,118 制造商:NXP Semiconductors 功能描述:PCF85163TS/TSSOP8/REEL13//1 - Tape and Reel 制造商:NXP 功能描述:0
PCF85176 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates
PCF85176H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates