<wbr id="aa7yz"><li id="aa7yz"></li></wbr>
  • <thead id="aa7yz"><dfn id="aa7yz"></dfn></thead><pre id="aa7yz"><fieldset id="aa7yz"></fieldset></pre>
    <ins id="aa7yz"><noframes id="aa7yz"></noframes></ins>
    <tbody id="aa7yz"><strike id="aa7yz"></strike></tbody>
    <ins id="aa7yz"><span id="aa7yz"></span></ins>
    <nobr id="aa7yz"><small id="aa7yz"></small></nobr><ins id="aa7yz"><label id="aa7yz"></label></ins>
      參數資料
      型號: NM24C17UFLZEN
      廠商: FAIRCHILD SEMICONDUCTOR CORP
      元件分類: PROM
      英文描述: I2C Serial EEPROM
      中文描述: 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8
      封裝: PLASTIC, DIP-8
      文件頁數: 11/13頁
      文件大?。?/td> 97K
      代理商: NM24C17UFLZEN
      11
      www.fairchildsemi.com
      NM24C16U/17U Rev. B.1
      N
      S
      T
      O
      P
      A
      C
      K
      NO
      A
      C
      K
      SLAVE
      ADDRESS
      A
      C
      K
      A
      C
      K
      S
      T
      A
      R
      T
      S
      T
      A
      R
      T
      WORD
      ADDRESS
      SLAVE
      ADDRESS
      Bus Activity:
      Master
      SDA Line
      Bus Activity:
      NM24C16U/17U
      DATA n
      S
      T
      O
      P
      A
      C
      K
      Bus Activity:
      Master
      SDA Line
      Bus Activity:
      NM24C16U/17U
      A
      C
      K
      DATA n + x
      A
      C
      K
      DATA n + 2
      DATA n +1
      DATA n +1
      A
      C
      K
      NO
      A
      C
      K
      Slave
      Address
      DS800010-18
      DS800010-19
      Read Operations
      Read operations are initiated in the same manner as write
      operations, with the exception that the R/W bit of the slave
      address is set to a one. There are three basic read operations:
      current address read, random read, and sequential read.
      Current Address Read
      Internally the NM24C16U/17U contains an address counter that
      maintains the address of the last byte accessed, incremented by
      one. Therefore, if the last access (either a read or write) was to
      address n, the next read operation would access data from
      address n + 1. Upon receipt of the slave address with R/W set to
      one, the NM24C16U/17U issues an acknowledge and transmits
      the eight bit byte. The master will not acknowledge the transfer
      but does generate a stop condition, and therefore the NM24C16U/
      17U discontinues transmission. Refer to Figure 8 for the se-
      quence of address, acknowledge and data transfer.
      Random Read
      Random read operations allow the master to access any memory
      location in a random manner. Prior to issuing the slave address
      with the R/W bit set to one, the master must first perform a
      dummy
      write operation. The master issues the start condition,
      slave address and then the byte address it is to read. After the
      byte address acknowledge, the master immediately reissues the
      start condition and the slave address with the R/W bit set to one.
      This will be followed by an acknowledge from the NM24C16U/17U
      and then by the eight bit data. The master will not acknowledge the
      transfer but does generate the stop condition, and therefore the
      NM24C16U/17U discontinues transmission. Refer to Figure 9 or
      the address, acknowledge and data transfer sequence.
      Sequential Read
      Sequential reads can be initiated as either a current address read
      or random access read. The first word is transmitted in the same
      manner as the other read modes; however, the master now
      responds with an acknowledge, indicating it requires additional
      data. The NM24C16U/17U continues to output data for each
      acknowledge received. The read operation is terminated by the
      master not responding with an acknowledge or by generating a
      stop condition.
      The data output is sequential, with the data from address n
      followed by the data from n + 1. The address counter for read
      operations increments all word address bits, allowing the entire
      memory contents to be serially read during one operation. After
      the entire memory has been read, the counter "rolls over" and the
      NM24C16U/17U continues to output data for each acknowledge
      received. Refer to Figure 10for the address, acknowledge, and
      data transfer sequence.
      Current Address Read (Figure 8)
      S
      T
      O
      P
      DATA
      A
      C
      K
      NO
      A
      C
      K
      S
      T
      A
      R
      T
      SLAVE
      ADDRESS
      Bus Activity:
      Master
      SDA Line
      Bus Activity:
      NM24C16U/17U
      DS800010-17
      Random Read (Figure 9)
      Sequential Read (Figure 10)
      相關PDF資料
      PDF描述
      NM24C17UFLZM8 I2C Serial EEPROM
      NM24C17UFLZN I2C Serial EEPROM
      NM24C17UFLZVM8 I2C Serial EEPROM
      NM24C17UFLZVN I2C Serial EEPROM
      NM24C17UFN I2C Serial EEPROM
      相關代理商/技術參數
      參數描述
      NM24C17UFLZM8 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:I2C Serial EEPROM
      NM24C17UFLZMT8 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:16K-Bit Serial EEPROM 2-Wire Bus Interface
      NM24C17UFLZN 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:I2C Serial EEPROM
      NM24C17UFLZVM8 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:I2C Serial EEPROM
      NM24C17UFLZVMT8 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:16K-Bit Serial EEPROM 2-Wire Bus Interface