- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379326 > MTB50P03HDL (MOTOROLA INC) TMOS POWER FET LOGIC LEVEL 50 AMPERES 30 VOLTS PDF資料下載
參數(shù)資料
| 型號(hào)： | MTB50P03HDL |
| 廠商： | MOTOROLA INC |
| 元件分類： | JFETs |
| 英文描述： | TMOS POWER FET LOGIC LEVEL 50 AMPERES 30 VOLTS |
| 中文描述： | 50 A, 30 V, 0.03 ohm, P-CHANNEL, Si, POWER, MOSFET |
| 文件頁數(shù)： | 4/12頁 |
| 文件大?。?/td> | 182K |
| 代理商： | MTB50P03HDL |
4
Motorola TMOS Power MOSFET Transistor Device Data
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge controlled.
The lengths of various switching intervals (
t) are deter-
mined by how fast the FET input capacitance can be charged
by current from the generator.
The published capacitance data is difficult to use for calculat-
ing rise and fall because drain–gate capacitance varies
greatly with applied voltage. Accordingly, gate charge data is
used. In most cases, a satisfactory estimate of average input
current (IG(AV)) can be made from a rudimentary analysis of
the drive circuit so that
t = Q/IG(AV)
During the rise and fall time interval when switching a resis-
tive load, VGS remains virtually constant at a level known as
the plateau voltage, VSGP. Therefore, rise and fall times may
be approximated by the following:
tr = Q2 x RG/(VGG – VGSP)
tf = Q2 x RG/VGSP
where
VGG = the gate drive voltage, which varies from zero to VGG
RG = the gate drive resistance
and Q2 and VGSP are read from the gate charge curve.
During the turn–on and turn–off delay times, gate current is
not constant. The simplest calculation uses appropriate val-
ues from the capacitance curves in a standard equation for
voltage change in an RC network. The equations are:
td(on) = RG Ciss In [VGG/(VGG – VGSP)]
td(off) = RG Ciss In (VGG/VGSP)
The capacitance (Ciss) is read from the capacitance curve at
a voltage corresponding to the off–state condition when cal-
culating td(on) and is read at a voltage corresponding to the
on–state when calculating td(off).
At high switching speeds, parasitic circuit elements com-
plicate the analysis. The inductance of the MOSFET source
lead, inside the package and in the circuit wiring which is
common to both the drain and gate current paths, produces a
voltage at the source which reduces the gate drive current.
The voltage is determined by Ldi/dt, but since di/dt is a func-
tion of drain current, the mathematical solution is complex.
The MOSFET output capacitance also complicates the
mathematics. And finally, MOSFETs have finite internal gate
resistance which effectively adds to the resistance of the
driving source, but the internal resistance is difficult to mea-
sure and, consequently, is not specified.
The resistive switching time variation versus gate resis-
tance (Figure 9) shows how typical switching performance is
affected by the parasitic circuit elements. If the parasitics
were not present, the slope of the curves would maintain a
value of unity regardless of the switching speed. The circuit
used to obtain the data is constructed to minimize common
inductance in the drain and gate circuit loops and is believed
readily achievable with board mounted components. Most
power electronic loads are inductive; the data in the figure is
taken with a resistive load, which approximates an optimally
snubbed inductive load. Power MOSFETs may be safely op-
erated into an inductive load; however, snubbing reduces
switching losses.
GATE–TO–SOURCE OR DRAIN–TO–SOURCE VOLTAGE (VOLTS)
C
0
4000
8000
10000
14000
Figure 7. Capacitance Variation
12000
10
0
10
15
20
25
VGS
VDS
5
5
Crss
Ciss
Crss
2000
6000
Coss
VGS = 0 V
TJ = 25
°
C
VDS = 0 V
Ciss
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MTB75N03HDL | TMOS POWER FET LOGIC LEVEL 75 AMPERES 25 VOLTS |
| MTB8N50E | TMOS POWER FET 8.0 AMPERES 500 VOLTS |
| MTD1P50E | TMOS POWER FET 1.0 AMPERES 500 VOLTS 15 OHM |
| MTD2N40E | TMOS POWER FET 2.0 AMPERES 400 VOLTS RDS(on) = 3.5 OHM |
| MTD2N50E | TMOS POWER FET 2.0 AMPERES 500 VOLTS RDS(on) = 3.6 OHM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MTB50P03HDLG | 功能描述:MOSFET PFET 30V 50A RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| MTB50P03HDLT4 | 功能描述:MOSFET 30V 50A Logic Level RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| MTB50P03HDLT4G | 功能描述:MOSFET PFET D2PAK 30V 50A 25mOhm RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| MTB50SA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Full-Size (7.3mm or 4.7mm height) |
| MTB50SAM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Full-Size (7.3mm or 4.7mm height) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。