- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379326 > MTB23P06V (MOTOROLA INC) IC REG LDO 750MA ADJ TO263-5 PDF資料下載
參數(shù)資料
| 型號： | MTB23P06V |
| 廠商： | MOTOROLA INC |
| 元件分類： | JFETs |
| 英文描述： | IC REG LDO 750MA ADJ TO263-5 |
| 中文描述： | 23 A, 60 V, 0.12 ohm, P-CHANNEL, Si, POWER, MOSFET |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 280K |
| 代理商： | MTB23P06V |
4
Motorola TMOS Power MOSFET Transistor Device Data
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge controlled.
The lengths of various switching intervals (
t) are deter-
mined by how fast the FET input capacitance can be charged
by current from the generator.
The published capacitance data is difficult to use for calculat-
ing rise and fall because drain–gate capacitance varies
greatly with applied voltage. Accordingly, gate charge data is
used. In most cases, a satisfactory estimate of average input
current (IG(AV)) can be made from a rudimentary analysis of
the drive circuit so that
t = Q/IG(AV)
During the rise and fall time interval when switching a resis-
tive load, VGS remains virtually constant at a level known as
the plateau voltage, VSGP. Therefore, rise and fall times may
be approximated by the following:
tr = Q2 x RG/(VGG – VGSP)
tf = Q2 x RG/VGSP
where
VGG = the gate drive voltage, which varies from zero to VGG
RG = the gate drive resistance
and Q2 and VGSP are read from the gate charge curve.
During the turn–on and turn–off delay times, gate current is
not constant. The simplest calculation uses appropriate val-
ues from the capacitance curves in a standard equation for
voltage change in an RC network. The equations are:
td(on) = RG Ciss In [VGG/(VGG – VGSP)]
td(off) = RG Ciss In (VGG/VGSP)
The capacitance (Ciss) is read from the capacitance curve at
a voltage corresponding to the off–state condition when cal-
culating td(on) and is read at a voltage corresponding to the
on–state when calculating td(off).
At high switching speeds, parasitic circuit elements com-
plicate the analysis. The inductance of the MOSFET source
lead, inside the package and in the circuit wiring which is
common to both the drain and gate current paths, produces a
voltage at the source which reduces the gate drive current.
The voltage is determined by Ldi/dt, but since di/dt is a func-
tion of drain current, the mathematical solution is complex.
The MOSFET output capacitance also complicates the
mathematics. And finally, MOSFETs have finite internal gate
resistance which effectively adds to the resistance of the
driving source, but the internal resistance is difficult to mea-
sure and, consequently, is not specified.
The resistive switching time variation versus gate resis-
tance (Figure 9) shows how typical switching performance is
affected by the parasitic circuit elements. If the parasitics
were not present, the slope of the curves would maintain a
value of unity regardless of the switching speed. The circuit
used to obtain the data is constructed to minimize common
inductance in the drain and gate circuit loops and is believed
readily achievable with board mounted components. Most
power electronic loads are inductive; the data in the figure is
taken with a resistive load, which approximates an optimally
snubbed inductive load. Power MOSFETs may be safely op-
erated into an inductive load; however, snubbing reduces
switching losses.
8000
7000
6000
5000
4000
3000
2000
1000
0
25
20
15
10
5
0
5
10
15
GATE–TO–SOURCE OR DRAIN–TO–SOURCE VOLTAGE (VOLTS)
C
TJ = 25
°
C
VGS = 0 V
VDS = 0 V
Ciss
Ciss
Crss
Coss
VGS
VDS
Crss
Figure 7. Capacitance Variation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MTB50P03HDL | TMOS POWER FET LOGIC LEVEL 50 AMPERES 30 VOLTS |
| MTB75N03HDL | TMOS POWER FET LOGIC LEVEL 75 AMPERES 25 VOLTS |
| MTB8N50E | TMOS POWER FET 8.0 AMPERES 500 VOLTS |
| MTD1P50E | TMOS POWER FET 1.0 AMPERES 500 VOLTS 15 OHM |
| MTD2N40E | TMOS POWER FET 2.0 AMPERES 400 VOLTS RDS(on) = 3.5 OHM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MTB23P06VT4 | 功能描述:MOSFET P-CH 60V 23A D2PAK RoHS:否 類別:分離式半導(dǎo)體產(chǎn)品 >> FET - 單 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金屬氧化物 FET 特點:邏輯電平門 漏極至源極電壓(Vdss):200V 電流 - 連續(xù)漏極(Id) @ 25° C:18A 開態(tài)Rds（最大）@ Id, Vgs @ 25° C:180 毫歐 @ 9A，10V Id 時的 Vgs(th)（最大）:4V @ 250µA 閘電荷(Qg) @ Vgs:72nC @ 10V 輸入電容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安裝類型:通孔 封裝/外殼:TO-220-3 整包 供應(yīng)商設(shè)備封裝:TO-220FP 包裝:管件 |
| MTB2-3PH001 | 制造商:ITT Interconnect Solutions 功能描述:MTB2-3PH001 - Bulk |
| MTB2-3PH016 | 制造商:ITT Interconnect Solutions 功能描述:Cable Assembly Pre-Wired Pigtail 0.152m 26AWG 3 POS Micro Strip PIN Crimp |
| MTB2-3PS | 制造商:ITT Interconnect Solutions 功能描述:Conn Unshrouded Header PIN 3 POS 2.54mm Solder Cup ST Cable Mount |
| MTB2-3SAL1 | 制造商:ITT Interconnect Solutions 功能描述:Conn Socket Strip SKT 3 POS 2.54mm Solder RA Thru-Hole |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。