- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359675 > MT90880B (Zarlink Semiconductor Inc.) TDM to Packet Processors PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90880B |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | TDM to Packet Processors |
| 中文描述： | TDM到分組處理器 |
| 文件頁(yè)數(shù)： | 1/97頁(yè) |
| 文件大?。?/td> | 702K |
| 代理商： | MT90880B |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2004, Zarlink Semiconductor Inc. All Rights Reserved.
Features
WAN interface, consisting of 32 input and output
streams at 2.048 or 8.192 Mbs
Up to 1024 bi-directional 64 Kbs channels
N * 64 Kbs trunking of channels across any
stream and channel
1 K by 1 K non-blocking TDM switch
Local TDM interface, with 32 streams at 2.048,
4.096 and 8.192 Mbs
Flexible, multi-protocol packet encapsulation
Dual 100 Mbs MII interfaces for redundancy or for
load balancing
Quality of service features, including weighted fair
queuing, strict priority and queue size limit
thresholds
High performance 33 MHz / 66 MHz 32 bit PCI
bus
Integral Stratum 4E PLL for synchronisation to the
TDM domain
Power consumption of less than 0.75 W
Applications
Packet backplane interconnection
Circuit Emulation over packet domain
Internet Off-load
Remote Access Concentrators
H.100/H.110 extension and expansion
December 2004
Ordering Information
MT90880B/IG/BP1N
MT90881A/IG/BP1N
MT90882B/IG/BP1N
MT90883A/IG/BP1N
456 ball PBGA
456 ball PBGA
456 ball PBGA
456 ball PBGA
-40
°
C to +85
°
C
MT90880/1/2/3
TDM to Packet Processors
Data Sheet
Figure 1 - MT90880 High Level Overview
Dual Packet
Interface
MAC
3
(
D
M
Local TDM Interface
e.g. for connection to local resource pool
TDM Re-
Formatter
Packetizing
and Circuit
Emulation
WAN Access
Interface
Packet Switch
Fabric Interface
1Kx1K TDM
Switch
Administration
Host Control/Data Interface
32 bit, 33MHz / 66MHz 32 PCI
PCI Interface
Memory Manager
Packet Memory
0.125 - 8 MBytes SSRAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90880BP1N | TDM to Packet Processors |
| MT90881 | TDM to Packet Processors |
| MT90881A | TDM to Packet Processors |
| MT90881BP1N | TDM to Packet Processors |
| MT90881G | TDM to Packet Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90880B/IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880BP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90881 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90881A | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90881A/IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。