- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39600 > MK2751-01SLF (INTEGRATED DEVICE TECHNOLOGY INC) 66 MHz, VIDEO CLOCK GENERATOR, PDSO16 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK2751-01SLF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 66 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| 封裝： | 0.150 INCH, SOIC-16 |
| 文件頁(yè)數(shù)： | 2/4頁(yè) |
| 文件大小： | 43K |
| 代理商： | MK2751-01SLF |
MK2751-01
MPEG/Set-Top Clock Source
MDS2751-01A
2
Revision 9227
Printed 1/2/98
MicroClock Division of ICS1271 Parkmoor Ave.San JoseCA95126(408)295-9800tel(408)295-9818fax
PRELIMINARY INFORMATION
ICRO
CLOCK
Pin Descriptions
Key: I = Input, O = output, P = power supply connection
Pin Assignment
Number
Name
Type
Description
1
ACS1
I
Audio Clock Select 1. Selects ACLK on pin 6. See table above.
2
X2
O
Crystal connection. Connect to 27 MHz crystal. Leave unconnected for clock input.
3
X1/ICLK
I
Crystal connection. Connect to 27 MHz crystal or connect to 27 MHz input clock.
4
VDD
P
Connect to +5V.
5
GND
P
Connect to ground.
6
ACLK
O
Audio Clock output. Determined by status of ACS1, ACS0. See table above.
7
NCLK
O
NTSC/PAL Clock output Determined by status of ACS1 and ACS0. See table above.
8
27M
O
27.00 MHz buffered reference clock output. Duty cycle matches input clock.
9
PCS
I
Processor Clock Select. Selects processor clocks on pins 10 and 14. See table above.
10
PCLK/2
O
Processor Clock output divided by two. Determined by status of PCS. See table above.
11
GND
P
Connect to ground.
12
NCS1
I
NClock Select 1. Selects NTSC/PAL clock on pin 7. See table above.
13
VDD
P
Connect to +5V.
14
PCLK
O
Processor Clock output Determined by status of PCS. See table above.
15
NCS0
I
NClock Select 0. Selects NTSC/PAL clock on pin 7. See table above.
16
ACS0
I
Audio Clock Select 0. Selects audio clock on pin 6. See table above.
ACS1 ACS0
ACLK
0
8.192
0
1
11.2896
1
0
12.288
1
16.9344
Audio Clock (in MHz)
PCS
PCLK
PCLK/2
0
60.00
30.00
1
66.00
33.00
Processor Clocks (in MHz)
NCS1 NCS0
NCLK
0
28.63636
0
1
35.46895
1
0
40
1
24.576
NTSC/PAL Clock
1
16
2
3
4
15
14
13
VDD
GND
X2
VDD
GND
16 pin narrow (150 mil) SOIC
5
6
7
8
12
11
10
9
PCLK/2
PCLK
X1/ICLK
NCLK
ACS1
NCS0
ACS0
ACLK
27M
NCS1
PCS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK2751-33SLF | 66.66 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| MK2751-33S | 66.66 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| MK2751-33STR | 66.66 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| MK2772-01S | 27 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MK2772-01S | 27 MHz, OTHER CLOCK GENERATOR, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK2754 | 制造商:ICS 制造商全稱:ICS 功能描述:Low Cost 54 MHz VCXO |
| MK2754S | 制造商:ICS 制造商全稱:ICS 功能描述:Low Cost 54 MHz VCXO |
| MK2754STR | 制造商:ICS 制造商全稱:ICS 功能描述:Low Cost 54 MHz VCXO |
| MK2761A | 制造商:ICS 制造商全稱:ICS 功能描述:Package Outline and Package Dimensions (16-pin SOIC, 150 Mil. Narrow Body) |
| MK2761AS | 功能描述:IC CLK SOURCE SET-TOP 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。