- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39600 > MK1716R-01RLFT 133.33 MHz, OTHER CLOCK GENERATOR, PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | MK1716R-01RLFT |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO28 |
| 封裝： | 0.150 INCH, SSOP-28 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 126K |
| 代理商： | MK1716R-01RLFT |
SERIAL PROGRAMMABLE PCI SS VERSACLOCK SYNTHESIZER
MDS 1716-01 F
3
Revision 090704
In te gr ated C i rcuit Syste m s ● 525 Race Street, San Jo se, CA 9 512 6 ● tel (4 08) 2 97-12 01 ● www.icst.com
MK1716-01
Configuring the MK1716-01
Initial State: The MK1716-01 may be configured to have up to nine frequency outputs, utilizing a single PLL
and on-board spread spectrum circuitry. Unprogrammed, the part has the following outputs, related to the
reference input clock:
The STROBE pin must have an external 250 kOhm pull-up resistor to acheive the Initial State.
The input crystal range for the MK1716-01 is 5 MHz to 27 MHz.
The MK1716-01 can be programmed to set the output functions and frequencies. 160 data bits generated
by the VersaClockTM software are written in DATA pin in this order: MSB (left most bit) first.
As show in Figure 2, after these 160 bits are clocked into the MK1716-01, taking STROBE high will send
this data to the internal latch and the CLK output will lock within 10 ms.
Note: STROBE utilizes a transparent latch that is latched when in the high state. If STROBE is in the high
state and SCLK is pulsed, DATA is clocked directly to the internal latch and the output conditions will
change accordingly. Although this will not damage the MK1716-01, it is recommended that STROBE be
kept low while DATA is being clocked into the MK1716-01 in order to avoid unintended changes on the
output clocks.
AC Parameters for Writing to the MK1716-01
Default Outputs
Output
Frequency
Clock 1-9 (Pins 4, 10 - 19)
Reference output
Parameter
Condition
Min.
Max.
Units
tSETUP
Setup time
10
ns
tHOLD
Hold time after SCLK
10
ns
tW
Data wait time
10
ns
tS
Strobe pulse width
40
ns
SCLK Frequency
30
MHz
DATA
t
hold
t
setup
SCLK
STROBE
t
s
t
w
Figure 2. Tim ing D iagram for Program m ing the M K1716-01
Bit160
Bit2
Bit1
Bit3
Bit159
Bit158
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK1716-01RLF | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO28 |
| MK1725GLFT | 136 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| MK1726-01AGLF | 32 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK1726-02AGLF | 64 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MK1726-02AG | 64 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK172 | 制造商:Velleman Inc 功能描述:Sound Star Kit 制造商:Velleman Inc 功能描述:Sound LED Star Kit |
| MK1725 | 制造商:ICS 制造商全稱:ICS 功能描述:Quad Output Spread Spectrum Clock Generator |
| MK1725GILF | 功能描述:IC CLK GEN SPRD SPECTRUM 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| MK1725GILFTR | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 QUAD OUTPUT SPREAD SPECTRUM CLK GENER. RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MK1725GLF | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 QUAD OUTPUT SPREAD SPECTRUM CLK GENER. RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。