- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371097 > MD8412B (Electronic Theatre Controls, Inc.) LINK(IEEE 1394) PDF資料下載
參數(shù)資料
| 型號： | MD8412B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LINK(IEEE 1394) |
| 中文描述： | 鏈接（1394） |
| 文件頁數(shù)： | 25/114頁 |
| 文件大?。?/td> | 577K |
| 代理商： | MD8412B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
MD8412B
Ver 1.10
FUJIFUILM MICRODEVICES CO., LTD.
13
Bit 4
ResetTx
: Reset Transmitter bit (RW- Initial value: 0b)
= Normal condition
= Transmitter being reset
Transmitter is reset to set up a transmission-enabled condition. If a packet is being transmitted, that transmis-
sion is supported. When
"1"
set, and when internal initialization is completed later, this bit is automatically set at
"0"
.
0
1
Bit 5
ResetLink
: Reset Link Core bit (RW- Initial value: 0b)
= Normal condition
= Link core being reset
Link Core is reset to support all operation. When
"1"
set, and when internal initialization is completed later,
this bit is automatically set at
"0"
.
0
1
Bit 6
ResetDMA
: Reset DMA bit (RW- Initial value: 0b)
= Normal condition
= DMA control being reset
DMA control is reset to set up a condition enabling DMA transfer. DMA is required to complete transfer in
the Quadlet unit. The DMA transfer pointer in the Quadlet unit is cleared with this bit and the pointer is set in
the header position in the Quadlet unit. When
"1"
is set, and when internal initialization is completed later, this
bit is automatically set at
"0"
.
0
1
3-2-5
Asyncronous Buffer Size Set Register
Index
10h
Initial value
007F 00FFh
In this register, an assignment size is specified to assign an asynchronous area to the internal buffer having a 2KB capac-
ity. This size is specified in the Quadlet unit. Max configuration size is 511Quadlet.
Bit 8~0
ATotalSize
: Asynchronous Total Buffer bit (RW- Initial value: 0FFh)
All buffer sizes for asynchronous transmission and reception are specified in the Quadlet unit. All data (iso-
chronous also) remaining in the buffer before modification are abandoned.
Bit 24~16
ARxBufferSize
: Asynchronous Receive Buffer Size bit (RW- Initial value: 07Fh)
Buffer size for asynchronous reception is specified in the Quadlet unit. In this case, this value must always be
smaller than the one set by TotalSize. And configuration beyond 5Quadlet. If this value is changed, all data
remaining in the asynchronous transmission/reception buffer are abandoned. There is no influence in the isoch-
ronous domain.
7
6
5
4
3
2
1
0
ATotalSize
15
14
13
12
11
10
9
8
ATotalSize
23
22
21
20
19
18
17
16
ARxBufferSize
31
30
29
28
27
26
25
24
ARxBufferSize
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MDC3105LT1 | RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCK |
| MEGA128CAN | Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER |
| MF-10KDS-R13-060 | CAP 50UF 5.5V +80-20% SUPERCAP PLANAR-MT ULTRA-LOWESR HIGH-PWR |
| MF-10KDS-R13-061 | CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V; CAPACITANCE:30MF; VOLTAGE RATING, DC:5.5V; CAPACITOR DIELECTRIC TYPE:ELECTRONIC; SERIES:BESTCAP; TEMP, OP. MAX:70(DEGREE C); TEMP, OP. MIN:-20(DEGREE C); RoHS Compliant: Yes |
| MF-10KDS-R13-070 | CAP 60UF 5.5V +80-20% SUPERCAP THRUHOLE ULTRA-LOWESR HIGH-PWR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD8451H-8/B | 制造商:undefined 功能描述: |
| MD845A-R2 | 制造商:Black Box Corporation 功能描述:MODEM 202 |
| MD845A-R2-W1 | 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR MD845A-R2 |
| MD845A-R2-W3 | 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR MD845A-R2 |
| MD8748H | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。