- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371097 > MD8412B (Electronic Theatre Controls, Inc.) LINK(IEEE 1394) PDF資料下載
參數(shù)資料
| 型號(hào)： | MD8412B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LINK(IEEE 1394) |
| 中文描述： | 鏈接（1394） |
| 文件頁數(shù)： | 21/114頁 |
| 文件大?。?/td> | 577K |
| 代理商： | MD8412B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁
MD8412B
Ver 1.10
FUJIFUILM MICRODEVICES CO., LTD.
9
Bit 0
TransmitEn
: Transmit Enable bit (RW- Initial value: 1b)
= Transmitter disabled
= Transmitter enabled
Setting is made to decide if the MD8412B transmitter is enabled or not. In the case of enable, the following
transmission is performed:
- Asynchronous packet
- Cycle start packet with a cycle master bit enabled
- Isochronous packet for cycle start
This bit is automatically set at
"
1
"
when a request for bus reset is received from the PHY chip.
0
1
Bit 1
ReceiveEn
: Receive Enable bit (RW- Initial value: 0b)
= Receiver disabled
= Receiver enabled
Setting is made to decide if the MD8412B receiver is enabled or not. In the case of enable, the following
reception is performed:
- Synchronous packet addressed from another node to this node
- Isochronous packet of the designated channel
- Reception in snoop mode
0
1
Bit 4
LPSOn
: Ink power status on bit (RW- initial value: 0b)
This bit is used to control the LPS signal supplied to the PHY chip. According to the status of the DIRECT
terminal, contents of output are different.
Bit 7
PhyIFRST
: PHY-LINK I/F Reset bit (RW- Initial value: 0b)
Selection is made to determine whether the initialization of PHY-LINK I/F is performed at the time of
default or at the timing defined by P1394a.
0
= Selection is performed at the timing of Default.
1
= Selection is performed at the timing defined by P1394a.
Bit 16
CycleTimerEn
: Cycle Timer Enable bit (RW- Initial value: 1b)
= Cycle timer disabled
= Cycle timer enabled
Setting is made to decide if the MD8412B cycle timer is enabled or not.
0
1
Bit 17
CycleMaster
: Cycle Master bit (RW- Initial value: 1b)
= Receiving a cycle start packet from a node in another route, cycle timer control is effected. To be set
at
"
1
"
when this node cannot belong to an ordinary route.
= When this bit is
"
1
"
cycle start packet is generated each time the MD8412B cycle timer carries.
0
1
DIRECT
LPSOn
LPS output
1
0
0
1
1
1
0
0
0
0
1
Approx. 0.6 to 3.6MHz
clock (Duty 33%)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MDC3105LT1 | RELAY/SOLENOID DRIVER SILICON MONOLITHIC CIRCUIT BLOCK |
| MEGA128CAN | Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER |
| MF-10KDS-R13-060 | CAP 50UF 5.5V +80-20% SUPERCAP PLANAR-MT ULTRA-LOWESR HIGH-PWR |
| MF-10KDS-R13-061 | CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V CAPACITOR, BESTCAP 30 MILLI FARAD 5.5V; CAPACITANCE:30MF; VOLTAGE RATING, DC:5.5V; CAPACITOR DIELECTRIC TYPE:ELECTRONIC; SERIES:BESTCAP; TEMP, OP. MAX:70(DEGREE C); TEMP, OP. MIN:-20(DEGREE C); RoHS Compliant: Yes |
| MF-10KDS-R13-070 | CAP 60UF 5.5V +80-20% SUPERCAP THRUHOLE ULTRA-LOWESR HIGH-PWR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD8451H-8/B | 制造商:undefined 功能描述: |
| MD845A-R2 | 制造商:Black Box Corporation 功能描述:MODEM 202 |
| MD845A-R2-W1 | 制造商:Black Box Corporation 功能描述:1 YEAR WARRANTY FOR MD845A-R2 |
| MD845A-R2-W3 | 制造商:Black Box Corporation 功能描述:3 YEAR WARRANTY FOR MD845A-R2 |
| MD8748H | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。