
MOTOROLA
Section 1: Introduction
Page 4
MC68HC05C0 Specification Rev. 1.2
1.4.7
AS (ADDRESS STROBE)/ CS2
In Muxed mode, this pin is the active high Address Strobe, which is used to indicate the
presence of the lower address byte on the muxed address/data bus.
See Section 9strobe. In Non-Muxed mode, this active low pin becomes an active low chip select.
See1.4.8
RD
This active low output pin is used to drive an external peripheral during an external read
cycle. It can also indicate an internal read cycle if Internal Read Visibility is selected in the
and a detailed description of the RD signal.
1.4.9
WR
This active low output pin is used to drive an external peripheral during an external write
cycle. It can also indicate an internal write cycle if Internal Read Visibility is selected in the
and a detailed description of the WR signal.
1.4.10
A7-A0/PD7-PD0
These eight I/O lines constitute either the lower address byte or Port D. In Non-Muxed
INTERFACE for the timing and a detailed description of the address bus. In Muxed mode,
they are Port D. The state of any Port D pin is software programmable and all Port D lines
for a detailed description of I/O programming. Port D also can be programmed to enable
internal pullups and generate an interrupt when any of the 8 I/O lines are pulled low. This
1.4.11
PB4-PB0/SCK,TDO,RDI,TCAP,TCMP
These five I/O lines constitute Port B and are shared with internal peripherals. The state of
any pin is software programmable and all Port B lines are configured as inputs during
I/
O programming. Signals SCK,TDO and RDI of the SCI subsystem are shared with PB4,
description of the SCI. Signals TCAP and TCMP of the 16-Bit Timer are shared with PB1
has a high current sink and source capability.
1.4.12
CS1/PB5
This pin can be used as a dedicated chip select or as an additional Port B line (PB5).
SeePROGRAMMING for a detailed description of I/O programming.