- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45218 > MC68HC05C0B (MOTOROLA INC) 8-BIT, 4 MHz, MICROCONTROLLER, PDIP42 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05C0B |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 4 MHz, MICROCONTROLLER, PDIP42 |
| 封裝： | SDIP-42 |
| 文件頁數(shù)： | 33/96頁 |
| 文件大小： | 357K |
| 代理商： | MC68HC05C0B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
MOTOROLA
Section 7: Input/Output Ports
Page 30
MC68HC05C0 Specification Rev. 1.2
Figure 7-1: Port D Interrupt Option
7.4
INPUT/OUTPUT PROGRAMMING
Bidirectional port lines may be programmed as an input or an output under software control.
The direction of the pins is determined by the state of the corresponding bit in the port data
direction register (DDR). Each port has an associated DDR. Any I/O port pin is configured
as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input
if its corresponding DDR bit is cleared to a logic zero.
During Reset, all DDRs are cleared, which configure all port pins as inputs. The data
direction registers are capable of being written to or read by the processor. During the
programmed output state, a read of the data register actually reads the value of the output
data latch and not the I/O pin. See Figure 7-2 : Port I/O Circuitry and Table 7-1 : I/O Pin
Table 7-1: I/O Pin Functions
NOTE:
Port lines shared with subsystems will have their direction controlled by
the subsystem if enabled, instead of the port line Data Direction Register.
However even with the subsystem enabled, during a read of the port line,
the Data Direction Register will still control from where data is read
according to Table 7-1 above (R/W = 1).
PD0
VDD
DDR Bit
Normal Port Circuitry
as shown in Figure 7-2
From all other Port D pins
To Interrupt
Logic
KSEN=0 (External Interrupt Control/Status Register)
R/W
0
1
DDR
0
1
0
1
I/O Pin Function
The I/O pin is in input mode. Data is written into the output data latch.
Data is written into the output data latch and output to the I/O pin.
The state of the I/O pin is read.
The I/O pin is in output mode. The output data latch is read.
R/W is an internal signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05C0P | 8-BIT, 4 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05C0FN | 8-BIT, 4 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05C12AFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| MC68HSC05C12AB | 8-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PDIP42 |
| MC68HSC05C12ACP | 8-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05C0CP | 制造商:Motorola Inc 功能描述: |
| MC68HC05C12 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12CP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
| MC68HC05C12P | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNITS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。