參數(shù)資料
型號(hào): MC14553B
廠商: Motorola, Inc.
英文描述: Single Channel (1.5V) SVS with /MR in 5/SOT23 5-SOT-23 -40 to 85
中文描述: 3位BCD碼計(jì)數(shù)器
文件頁數(shù): 5/8頁
文件大?。?/td> 231K
代理商: MC14553B
MOTOROLA CMOS LOGIC DATA
5
MC14553B
OPERATING CHARACTERISTICS
The MC14553B three–digit counter, shown in Figure 3,
consists of three negative edge–triggered BCD counters
which are cascaded in a synchronous fashion. A quad latch
at the output of each of the three BCD counters permits stor-
age of any given count. The three sets of BCD outputs
(active high), after going through the latches, are time divi-
sion multiplexed, providing one BCD number or digit at a
time. Digit select outputs (active low) are provided for display
control. All outputs are TTL compatible.
An on–chip oscillator provides the low frequency scanning
clock which drives the multiplexer output selector. The fre-
quency of the oscillator can be controlled externally by a
capacitor between pins 3 and 4, or it can be overridden and
driven with an external clock at pin 4. Multiple devices can be
cascaded using the overflow output, which provides one
pulse for every 1000 counts.
The Master Reset input, when taken high, initializes the
three BCD counters and the multiplexer scanning circuit.
While Master Reset is high the digit scanner is set to digit
one; but all three digit select outputs are disabled to prolong
display life, and the scan oscillator is inhibited. The Disable
input, when high, prevents the input clock from reaching the
counters, while still retaining the last count. A pulse shaping
circuit at the clock input permits the counters to continue op-
erating on input pulses with very slow rise times. Information
present in the counters when the latch input goes high, will
be stored in the latches and will be retained while the latch
input is high, independent of other inputs. Information can be
recovered from the latches after the counters have been re-
set if Latch Enable remains high during the entire reset cycle.
Figure 3. Expanded Block Diagram
PULSE
SHAPER
CLOCK
12
11
DISABLE
(ACTIVE
HIGH)
C
R
Q0
Q1
Q2
Q3
÷
10
UNITS
C
R
Q0
Q1
Q2
Q3
÷
10
TENS
C
R
Q0
Q1
Q2
Q3
÷
10
HUNDREDS
10
LATCH ENABLE
QUAD
LATCH
QUAD
LATCH
QUAD
LATCH
R
R
SCAN
OSCILLATOR
SCANNER
PULSE
GENERATOR
C1
4
3
C1A
C1B
MULTIPLEXER
9
7
6
5
Q0
Q1
Q2
Q3
BCD
OUTPUTS
(ACTIVE
HIGH)
13
14
2
1
15
MR
(ACTIVE HIGH)
OVERFLOW
DS1
DS2
DS3
(LSD) DIGIT SELECT (MSD)
(ACTIVE LOW)
相關(guān)PDF資料
PDF描述
MC14554B Single Channel (1.8V) SVS with /MR in 5/SOT23 5-SOT-23 -40 to 85
MC14554 2-Bit by 2-Bit Parallel Binary Multiplier
MC145554 Single Channel (1.2V) SVS w/ Watchdog and /MR in 5/SOT23 5-SOT-23 -40 to 85
MC14555 Dual Binary to 1-of-4 Decoder/Demultiplexer
MC14555B Dual Binary to 1-of-4 Decoder/Demultiplexer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC14553BCLDS 制造商:Motorola Inc 功能描述:
MC14553BCP 功能描述:計(jì)數(shù)器移位寄存器 3-18V 3-Digit BCD RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14553BCPG 功能描述:計(jì)數(shù)器移位寄存器 3-18V 3-Digit BCD RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel
MC14553BCPG 制造商:ON Semiconductor 功能描述:Counter / Multiplier / Divider Logic IC
MC14553BDW 制造商:ON Semiconductor 功能描述:Counter Triple 3-Bit Decade UP 16-Pin SOIC Rail