- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69018 > MB86967PFV 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86967PFV |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 68/129頁 |
| 文件大?。?/td> | 1519K |
| 代理商： | MB86967PFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當(dāng)前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁
43
MB86967
(6) DLCR5: Receive Mode Register
DLCR5 sets the receiver operation mode, and displays the status of the receiver buffer memory.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Read
TST2
BUF EMP
ACPT
BAD PKT
ADD
SIZE
ENA SRT
PKT
ENA
RMT RST
AM1
AM0
Write
0—
Initial Value
01000001
Bit no.
Bit name
Operation
Value
Function
7TST2
(Chip Test 2)
Read/Write
—
This is a chip test bit. Always write 0 to this bit at writing to
DLCR5. Writing 1 to this bit is prohibited during normal
operation.
6BUF EMP
(Buffer Empty)
Read
0
Indicates valid data remaining in receiver buffer memory
1
Indicates no valid data in receiver buffer memory
Write
—
Not affected
5
ACPT BAD PKT
(Bad Packet
Receive)
Read/Write
0
If the received packet has short packet, alignment, and CRC
errors, it is discarded and is not transferred to the receiver
buffer.
1
A packet with short packet, alignment, and CRC errors is
transferred to the receiver buffer like a normally-received
packet.
4ADD SIZE
(Address Size)
Read/Write
0
Compares destination addresses of receive packet and ID
addresses of node for match at all 6 bytes (48 bits)
1
Compares destination addresses of received packet and ID
addresses of node for match only at upper byte and 5 bytes
(40 bits)
3
ENA SRT PKT
(Enable Short
Packet Receive)
Read/Write
0
A packet of more than 60 bytes and less than 2 Kbytes can be
received.
1
A packet of more than 6 bytes and less than 2 Kbytes can be
received.
The value of this bit is ignored when bit 5 (ACPT BAD PKT) is
set.
2
ENA RMT RST
(Enable Remote
Reset)
Read/Write
0
The remote reset packet is not detected.
1
Checks whether value of data length field in receive packet is
0900H
1 and 0 AM1, AM0
(Address
Match Mode)
Read/Write
—
Selects node ID address match detect mode at packet
receiving (Tables 3 and 4)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB881631BPN-G-ERE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631BPN-G-EFE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631CPN-G-ERE1 | 42 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB89123APFM | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP48 |
| MB89202P-SH | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86977 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86A21PMC-G-BNDE1 | 制造商:FUJITSU 功能描述: |
| MB86A21PMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB86A22PMC-ES-BNDE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。