- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69018 > MB86967PFV 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MB86967PFV |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 48/129頁 |
| 文件大小： | 1519K |
| 代理商： | MB86967PFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁
25
MB86967
7.5 Receive Buffer
Once initialized and enabled, the receiver will automatically load any error-free incoming packets which pass
the address filter into the receive buffer through an on-chip FIFO. An interrupt can be provided to alert the host
processor that a packet is available in the buffer. The host processor can read out received packets as they
become available. Continuous reception can continue as long as the receive buffer does not become full. If the
host processor reads the receive packets from the buffer promptly, the buffer will not fill up. If overflow does
occur, the receiver will stop and an interrupt will be generated to indicate the problem. If this occurs, the buffer
should be emptied so that reception can resume. As soon as space becomes available in the receive buffer, the
receiver will automatically resume reception.
The receive buffer size can vary between a maximum of 30 kilobytes when 2 kilobytes are allocated for the
transmit section and a 32 kilobyte SRAM is used, to a minimum of 4 kilobytes if 4 kilobytes are allocated for the
transmit section and an 8 kilobyte SRAM is used. The receive section dynamically allocates space for each
individual incoming data packet, aligning each at an eight-byte ‘page’ boundary. Each received packet is
preceded by a four byte header which provides packet status and the length of that data packet. The data packets
are linked or chained by internal pointers which use the length value in the packet header to calculate the starting
address of the next packet. This buffer format is shown in Figure 6. Since the MB86967 controls its dedicated
BANK0
BANK1
BANK0
TRANSMIT
SECTION
RECEIVE
SECTION
TRANSMIT
SECTION
RECEIVE
SECTION
2KILOBYTES
6KILOBYTES
2KILOBYTES
4KILOBYTES
BANK0
BANK1
BANK0 2KILOBYTES
30KILOBYTES
2KILOBYTES
28KILOBYTES
TRANSMIT
SECTION
RECEIVE
SECTION
TRANSMIT
SECTION
RECEIVE
SECTION
BANK0
BANK1
BANK0
BANK1
4KILOBYTES
8KILOBYTES
16KILOBYTES
24KILOBYTES
TRANSMIT
SECTION
RECEIVE
SECTION
TRANSMIT
SECTION
RECEIVE
SECTION
Figure 4 Transmit Buffer Configurations
Using 8k
× 8 SRAM
Using 32k
× 8 SRAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB881631BPN-G-ERE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631BPN-G-EFE1 | 26 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB881631CPN-G-ERE1 | 42 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| MB89123APFM | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP48 |
| MB89202P-SH | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86977 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86A21PMC-G-BNDE1 | 制造商:FUJITSU 功能描述: |
| MB86A21PMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB86A22PMC-ES-BNDE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。